IEICE Technical Committee Submission System
Conference Schedule
Online Proceedings
[Sign in]
Tech. Rep. Archives
    [Japanese] / [English] 
( Committee/Place/Topics  ) --Press->
( Paper Keywords:  /  Column:Title Auth. Affi. Abst. Keyword ) --Press->

All Technical Committee Conferences  (All Years)

Search Results: Conference Papers
 Conference Papers (Available on Advance Programs)  (Sort by: Date Descending)
 Results 1 - 11 of 11  /   
Committee Date Time Place Paper Title / Authors Abstract Paper #
BioX, ISEC, SITE, ICSS, EMM, HWS, IPSJ-CSEC, IPSJ-SPT [detail] 2021-07-19
Online Online Memory-saving implementation of BLS12-381 Pairing-based cryptography
Riku Anzai, Junichi Sakamoto, Zihao Song, Naoki Yoshida, Tsutomu Matsumoto (YNU) ISEC2021-11 SITE2021-5 BioX2021-12 HWS2021-11 ICSS2021-16 EMM2021-16
For smart security management of IoT systems, it is expected to utilize advanced cryptography such as identity-based enc... [more] ISEC2021-11 SITE2021-5 BioX2021-12 HWS2021-11 ICSS2021-16 EMM2021-16
Online Online [Invited Talk] Development of the Edge Computing Platform with Dynamic Modular Architecture and its Application of Cryptography with Advanced Functionality
Hidenobu Watanabe, Tohru Kondo (Hiroshima Univ.), Toshihiro Ohigashi (Tokai Univ.) NS2020-75 CQ2020-47 ICM2020-26
We have developed an edge computing platform that can coordinate with each computing resources of device , edge and clou... [more] NS2020-75 CQ2020-47 ICM2020-26
pp.4-8(NS), pp.4-8(CQ), pp.38-42(ICM)
ICD, HWS [detail] 2020-10-26
Online Online Power Analysis Attack Using Pipeline Scheduling on Pairing Hardware
Mitsufumi Yamazaki, Junichi Sakamoto, Tsutomu Matsumoto (YNU) HWS2020-26 ICD2020-15
To reduce the latency of pairing calculation for advanced cryptography, hardware implementations with pipelined modular ... [more] HWS2020-26 ICD2020-15
ISEC, SITE, ICSS, EMM, HWS, BioX, IPSJ-CSEC, IPSJ-SPT [detail] 2019-07-23
Kochi Kochi University of Technology Side Channel Security of an FPGA Pairing Implementation with Pipelined Modular Multiplier
Mitsufumi Yamazaki, Junichi Sakamoto, Yuta Okuaki, Tsutomu Matsumoto (YNU) ISEC2019-29 SITE2019-23 BioX2019-21 HWS2019-24 ICSS2019-27 EMM2019-32
Since bilinear pairing is useful in realizing advanced cryptography, side channel security evaluation of its high-speed ... [more] ISEC2019-29 SITE2019-23 BioX2019-21 HWS2019-24 ICSS2019-27 EMM2019-32
EMCJ, IEE-EMC, IEE-MAG 2018-11-22
Overseas KAIST [Invited Talk] Security Simulation of Cryptographic Module in Side-Channel Attack
Kengo Iokibe, Yoshitaka Toyota (Okayama Univ.) EMCJ2018-61
Side-channel attacks (SCAs) are one of the biggest threats to cryptography and one of important issues in IoT modules, c... [more] EMCJ2018-61
SITE, EMM, ISEC, ICSS, IPSJ-CSEC, IPSJ-SPT [detail] 2017-07-14
Tokyo   Identifying bottlenecks on social implementation of advanced cryptography
Hiroki Kunii, Hiroyuki Date (SECOM) ISEC2017-17 SITE2017-9 ICSS2017-16 EMM2017-20
Advanced cryptography is expected as next-generation cryptosystems and has been investigated by many researchers. In thi... [more] ISEC2017-17 SITE2017-9 ICSS2017-16 EMM2017-20
SITE, EMM, ISEC, ICSS, IPSJ-CSEC, IPSJ-SPT [detail] 2017-07-15
Tokyo   Zynq-based Coprocessor Development Environment for Cryptography with Advanced Functionality and Its Evaluation
Takanori Miyoshi, Tsutomu Matsumoto (YNU) ISEC2017-37 SITE2017-29 ICSS2017-36 EMM2017-40
Bilinear pairing has a potential to produce a lot of new cryptographic protocols enabling advanced functionalities such ... [more] ISEC2017-37 SITE2017-29 ICSS2017-36 EMM2017-40
EMCJ, IEE-EMC, IEE-MAG 2017-05-18
Overseas Nanyang Technological University [Poster Presentation] Electromagnetic Information Leakage Analysis of Cryptographic IC in Correlation Power Analysis
Yasunari Kumano, Yusuke Yano, Kengo Iokibe, Hiroto Kagotani, Yoshitaka Toyota (Okayama Univ.) EMCJ2017-10
We observed and analyzed electromagnetic information leakage of the Advanced Encryption Standard (AES) cryptographic cir... [more] EMCJ2017-10
EMCJ, IEE-EMC 2014-12-19
Shizuoka Shizuoka Univ. Security Evaluation of CSSAL Countermeasure against Side-Channel Attacks Using Frequency Spectrum Analysis
Cancio Monteiro, Yasuhiro Takahashi, Toshikazu Sekine (Gifu Univ.) EMCJ2014-82
Information leakage on cryptographic devices are possible because of the correlation between the processed data and its ... [more] EMCJ2014-82
VLD 2014-03-03
Okinawa Okinawa Seinen Kaikan Latch-based AES Encryption Circuit Against Fault Analysis
Youhua Shi, Hiroaki Taniguchi, Nozomu Togawa, Masao Yanagisawa (Waseda Univ.) VLD2013-140
In general, cryptography is considered to be secure because it is based on complicated mathematical theories. In recent ... [more] VLD2013-140
(Joint) [detail]
Fukuoka Kitakyushu Science and Research Park Scan-based Attack for an AES-LSI included with other IPs
Ryuta Nara, Nozomu Togawa, Masao Yanagisawa, Tatsuo Ohtsuki (Waseda Univ) VLD2008-68 DC2008-36
The threat of side-channel attacks of cryptography LSIs is indicated.
Recently, Scan-based attacks using the scan chain... [more]
VLD2008-68 DC2008-36
 Results 1 - 11 of 11  /   
Choose a download format for default settings. [NEW !!]
Text format pLaTeX format CSV format BibTeX format
Copyright and reproduction : All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)

[Return to Top Page]

[Return to IEICE Web Page]

The Institute of Electronics, Information and Communication Engineers (IEICE), Japan