IEICE Technical Committee Submission System
Conference Schedule
Online Proceedings
[Sign in]
Tech. Rep. Archives
    [Japanese] / [English] 
( Committee/Place/Topics  ) --Press->
 
( Paper Keywords:  /  Column:Title Auth. Affi. Abst. Keyword ) --Press->

All Technical Committee Conferences  (All Years)

Search Results: Conference Papers
 Conference Papers (Available on Advance Programs)  (Sort by: Date Descending)
 Results 1 - 5 of 5  /   
Committee Date Time Place Paper Title / Authors Abstract Paper #
VLD, IPSJ-SLDM 2013-05-16
16:25
Fukuoka Kitakyushu International Conference Center SoC System Design Methodology with Fully-Coherent Cache
Kodai Moritaka (NAIST), Hiroaki Yoshida, Mitsuru Tomono (FLA), Yasuhiko Nakashima (NAIST) VLD2013-10
As Chip Multi-Processors (CMPs) includes more processor cores in a single chip, the impact of its memory model on the en... [more] VLD2013-10
pp.73-78
CS, SIP, CAS 2011-03-03
10:50
Okinawa Ohhamanobumoto memorial hall (Ishigaki)( A Modular Low Cost Hardware TCP/IP Stack Implementation Adding Direct Network Capabilities to Same On-Chip Embedded Applications Using Xilinx Spartan3 FPGA
Nadav Bergstein, Hakaru Tamukoh, Masatoshi Sekine (Tokyo Univ. of Agric and Tech.) CAS2010-128 SIP2010-144 CS2010-98
As multi-processor based computers and electronic devices become the norm,
a further emphasis is made on achieving task... [more]
CAS2010-128 SIP2010-144 CS2010-98
pp.155-160
VLD, DC, IPSJ-SLDM, CPSY, RECONF, ICD, CPM
(Joint) [detail]
2010-11-29
13:50
Fukuoka Kyushu University Rapid SoC Prototyping Based on Virtual Multi-Processor Model
Hiroaki Yoshida, Masahiro Fujita (Univ. of Tokyo/JST) VLD2010-58 DC2010-25
To meet both high performance and high energy efficiency, System-on-Chip (SoC) has a heterogenous architec- ture includi... [more] VLD2010-58 DC2010-25
pp.7-12
VLD, DC, IPSJ-SLDM, CPSY, RECONF, ICD, CPM
(Joint) [detail]
2009-12-03
10:40
Kochi Kochi City Culture-Plaza An Approach to Dependable Chip Multiprocessors with Process Pair and Swap Mechanism
Tomohide Nagai, Masashi Imai, Takashi Nanya (Univ. of Tokyo) VLD2009-51 DC2009-38
With the down scale of technology and the increase of transistor count, future processors are expected to be more suscep... [more] VLD2009-51 DC2009-38
pp.67-72
SIP, ICD, IE, IPSJ-SLDM 2005-10-21
10:30
Miyagi Ichinobo, Sakunami-Spa Single-Chip Multi-Processor Integrating Quadruple 8-Way VLIW Processors
Atsushi Tanaka, Atsuhiro Suga, Fumihiko Hayakawa, Shinichiro Tago, Satoshi Imai (Fujitsu Lab)
To realize the low power consumption and low-cost equipment needed to encode high-definition broadcasts, we have develo... [more] SIP2005-119 ICD2005-138 IE2005-83
pp.25-29
 Results 1 - 5 of 5  /   
Choose a download format for default settings. [NEW !!]
Text format pLaTeX format CSV format BibTeX format
Copyright and reproduction : All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan