IEICE Technical Committee Submission System
Conference Schedule
Online Proceedings
[Sign in]
Tech. Rep. Archives
    [Japanese] / [English] 
( Committee/Place/Topics  ) --Press->
 
( Paper Keywords:  /  Column:Title Auth. Affi. Abst. Keyword ) --Press->

All Technical Committee Conferences  (Searched in: All Years)

Search Results: Conference Papers
 Conference Papers (Available on Advance Programs)  (Sort by: Date Descending)
 Results 1 - 11 of 11  /   
Committee Date Time Place Paper Title / Authors Abstract Paper #
EE 2023-01-20
10:25
Fukuoka Kyushu Institute of Technology
(Primary: On-site, Secondary: Online)
Design of fast ramping-up boost converters for NAND Flash
Yuji Kanayama, Tanazawa Toru (Shizuoka Univ.) EE2022-44
A boost circuit is used to charge the word line capacitance load to a high voltage for writing and erasing the data in S... [more] EE2022-44
pp.101-106
CAS, CS 2017-02-24
11:00
Shiga   [Invited Talk] Circuit-Oriented Modeling and Analysis Methods Toward the Fast Simulation of Power Delivery Network
Tadatoshi Sekine (Shizuoka Univ.) CAS2016-128 CS2016-89
In this report, I introduce efficient modeling and analysis methods for the fast simulation of power delivery networks (... [more] CAS2016-128 CS2016-89
p.81
CAS, SIP, MSS, VLD, SIS [detail] 2014-07-10
13:50
Hokkaido Hokkaido University Fast Transient Analysis of Non-uniform Distributed Parameter Circuit by Using Stabilized Explicit Method
Kaoru Nakagaki, Tadatoshi Sekine, Hideki Asai (Shizuoka Univ.) CAS2014-29 VLD2014-38 SIP2014-50 MSS2014-29 SIS2014-29
In general, an explicit method in numerical analysis has a strict stability condition related to a time step size. In th... [more] CAS2014-29 VLD2014-38 SIP2014-50 MSS2014-29 SIS2014-29
pp.153-157
VLD 2014-03-03
13:50
Okinawa Okinawa Seinen Kaikan Fast Simulation of Multilayered Power Distribution Networks by Using Conformal Mesh Model and Block-Type Leapfrog Scheme
Tadatoshi Sekine, Hideki Asai (Shizuoka Univ.) VLD2013-136
In this report, we propose an equivalent circuit modeling technique of a multilayered power distribution network based o... [more] VLD2013-136
pp.13-18
VLD, CAS, MSS, SIP 2012-07-03
09:30
Kyoto Kyoto Research Park Fast Simulation of Multiconductor Transmission Lines Using Nodal Block Relaxation (NBR) Method
Takahiro Takasaki, Tadatoshi Sekine, Hideki Asai (Shizuoka Univ.) CAS2012-15 VLD2012-25 SIP2012-47 MSS2012-15
This paper describes a nodal block relaxation (NBR) method in which the block relaxation method is applied to the nodal ... [more] CAS2012-15 VLD2012-25 SIP2012-47 MSS2012-15
pp.81-85
CAS, NLP 2011-10-20
13:30
Shizuoka Shizuoka Univ. Fast Circuit Simulation Based on Improved Latency Insertion Method with Predictor-Corrector Method
Hiroki Kurobe, Tadatoshi Sekine, Hideki Asai (Shizuoka Univ.) CAS2011-39 NLP2011-66
This report describes an improved latency insertion method (LIM) with predictor-corrector method for the fast transient ... [more] CAS2011-39 NLP2011-66
pp.37-42
CAS, NLP 2011-10-20
14:20
Shizuoka Shizuoka Univ. Fast Simulation of Multiconductor System with Nonlinear Devices by Using Block-Latency Insertion Method and Reduced Order Model
Tadatoshi Sekine, Hideki Asai (Shizuoka Univ.) CAS2011-41 NLP2011-68
This paper describes a fast circuit simulation technique based on the block-latency insertion method (block-LIM) and a m... [more] CAS2011-41 NLP2011-68
pp.49-54
CS, SIP, CAS 2011-03-03
11:30
Okinawa Ohhamanobumoto memorial hall (Ishigaki)( A Design of Analog FFT Processor with CMOS Switched Capacitors
Hiromu Takano, Yohtaro Umeda, Osamu Takyu (Tokyo Univ. of Science) CAS2010-130 SIP2010-146 CS2010-100
Cognitive radio is considered as the highly promising solution to the shortage problem of the frequency resources. In th... [more] CAS2010-130 SIP2010-146 CS2010-100
pp.167-172
MSS, CAS 2010-11-19
10:25
Osaka Kansai Univ. ADE-LIM for the Fast Transient Simulation of Multiconductor Transmission Lines and Its Estimation
Hiroki Kurobe, Tadatoshi Sekine, Hideki Asai (Shizuoka Univ.) CAS2010-78 CST2010-51
This report describes an application techique of the alternating direction explicit-latency insertion mehod (ADE-LIM) to... [more] CAS2010-78 CST2010-51
pp.71-76
OPE, EMT, LQE, PN, IEE-EMT 2010-01-28
11:35
Kyoto   Computer Simulation of 2-Dimensional Photonic Crystal Waveguide by Fast Multipole Method
Masahiro Tanaka, Kazuo Tanaka (Gifu Univ.) PN2009-40 OPE2009-178 LQE2009-160
In this paper, we perform computer simulation of 2-dimensional optical circuits composed of photonic crystal waveguide a... [more] PN2009-40 OPE2009-178 LQE2009-160
pp.31-34
WBS, IT, ISEC 2006-03-16
11:35
Aichi Nagoya Univ. A study on the circuit with rapid acquisition and small tracking error for DSSS UWB radar
Kenji Konda, Yasunori Iwanami, Eiji Okamoto (NIT), Hiroyuki Kida (JRC)
In this paper, we have considered a precise measurement scheme of short distance by using a DSSS (Direct Sequence Spread... [more] IT2005-71 ISEC2005-128 WBS2005-85
pp.43-48
 Results 1 - 11 of 11  /   
Choose a download format for default settings. [NEW !!]
Text format pLaTeX format CSV format BibTeX format
Copyright and reproduction : All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan