IEICE Technical Committee Submission System
Conference Schedule
Online Proceedings
[Sign in]
Tech. Rep. Archives
    [Japanese] / [English] 
( Committee/Place/Topics  ) --Press->
 
( Paper Keywords:  /  Column:Title Auth. Affi. Abst. Keyword ) --Press->

All Technical Committee Conferences  (Searched in: All Years)

Search Results: Conference Papers
 Conference Papers (Available on Advance Programs)  (Sort by: Date Descending)
 Results 1 - 20 of 23  /  [Next]  
Committee Date Time Place Paper Title / Authors Abstract Paper #
DC, CPSY, IPSJ-SLDM, IPSJ-EMB, IPSJ-ARC [detail] 2024-03-21
09:50
Nagasaki Ikinoshima Hall
(Primary: On-site, Secondary: Online)
Non-stop microprocessor with MTJ-based non-volatile devices
Shota Nakabeppu, Nobuyuki Yamasaki (Keio Univ.) CPSY2023-39 DC2023-105
Today, various embedded systems, including automobiles, home appliances, robots, spacecraft, and sensor networks, suppor... [more] CPSY2023-39 DC2023-105
pp.7-11
DC, CPSY, IPSJ-SLDM, IPSJ-EMB, IPSJ-ARC [detail] 2024-03-22
09:25
Nagasaki Ikinoshima Hall
(Primary: On-site, Secondary: Online)
A Design of RISC-V SMT Processor for Real-time Systems
Yuta Nojiri, Nobuyuki Yamasaki (Keio Univ.) CPSY2023-42 DC2023-108
Embedded system is used in various regions from home appliances to automobiles. Especially, embedded systems with time c... [more] CPSY2023-42 DC2023-108
pp.24-28
SS, MSS 2024-01-18
10:25
Ishikawa
(Primary: On-site, Secondary: Online)
Parametric Execution Time Analysis of Programs Considering Nested Loops Using Partial Execution Time Measurement and its Evaluation
Yugen Nakanishi, Akio Nakata (Hiroshima City Univ.) MSS2023-62 SS2023-41
In this paper, we propose a parametric execution time analysis method for real-time software reuse. When reusing softwar... [more] MSS2023-62 SS2023-41
pp.58-63
CPSY, DC, IPSJ-SLDM, IPSJ-EMB, IPSJ-ARC [detail] 2022-03-11
14:30
Online Online Highly Efficient Mixed Criticality System Using Fluid Scheduling
Kosuke Yashima, Nobuyuki Yamasaki (Keio Univ.) CPSY2021-64 DC2021-98
In recent real-time systems, it is necessary to deal with tasks whose execution time varies depending on the situation.
... [more]
CPSY2021-64 DC2021-98
pp.115-119
SS, MSS 2022-01-12
10:05
Nagasaki Nagasakiken-Kensetsu-Sogo-Kaikan Bldg.
(Primary: On-site, Secondary: Online)
Multitask Scheduling for Reducing Total Memory Consumption while Satisfying Deadlines using Adaptive Control according to Dynamic Change of Task Memory Consumption
Ryosuke Arai, Akio Nakata (Hiroshima City Univ) MSS2021-48 SS2021-35
The authors have previously proposed a multi-task scheduling method LMCLF, which can reduce the total memory usage of th... [more] MSS2021-48 SS2021-35
pp.95-99
CPSY, DC, IPSJ-SLDM, IPSJ-EMB, IPSJ-ARC [detail] 2021-03-25
11:40
Online Online Scheduling algorithms for sporadic and periodic tasks in multiprocessors
Yuki Mori, Nobuyuki Yamasaki (Keio Univ.) CPSY2020-54 DC2020-84
Among embedded systems that are embedded in devices to ealize specific functions, systems that need to meet time onstra... [more] CPSY2020-54 DC2020-84
pp.25-30
HWS, ISEC, SITE, ICSS, EMM, IPSJ-CSEC, IPSJ-SPT [detail] 2018-07-26
11:45
Hokkaido Sapporo Convention Center Real-time Botnet Detection Using Nonnegative Tucker Decomposition
Hideaki Kanehara, Yuma Murakami (Waseda Univ.), Jumpei Shimamura (Clwit), Takeshi Takahashi (NICT), Noboru Murata (Waseda Univ.), Daisuke Inoue (NICT) ISEC2018-38 SITE2018-30 HWS2018-35 ICSS2018-41 EMM2018-37
This study focuses on darknet traffic analysis and applies tensor factorization in order to detect coordinated group act... [more] ISEC2018-38 SITE2018-30 HWS2018-35 ICSS2018-41 EMM2018-37
pp.297-304
CPSY, IPSJ-EMB, IPSJ-SLDM, DC [detail] 2015-03-06
14:50
Kagoshima   A Resource Utilization Aware Method to Improve Throughput on RMT Processor
Taro Murata, Kensuke Kaneda, Masayoshi Takasu, Keigo Mizotani, Yusuke Hatori, Nobuyuki Yamasaki (Keio Univ.) CPSY2014-166 DC2014-92
SMT (Simultaneous MultiThreading) architecture is suitable for embedded processors which have area
constraints, it is b... [more]
CPSY2014-166 DC2014-92
pp.25-30
RECONF, CPSY, VLD, IPSJ-SLDM [detail] 2015-01-30
16:50
Kanagawa Hiyoshi Campus, Keio University A Latency-Aware Packet Scheduling on Responsive Link
Kouhei Oosawa, Shuma Hagiwara, Yusuke Kumura, Keigo Mizotani, Masayoshi Takasu, Nobuyuki Yamasaki (Keio Univ.) VLD2014-150 CPSY2014-159 RECONF2014-83
Recently, distributed systems with multiple processors are now quite widespread. In particular, distributed systems with... [more] VLD2014-150 CPSY2014-159 RECONF2014-83
pp.233-238
SS, MSS 2014-01-30
14:25
Aichi   An Efficient Parametric Execution Time Analysis of Real-Time Programs Using Approximation and its Evaluation
Keisuke Sugihara, Akio Nakata (Hiroshima City Univ.) MSS2013-54 SS2013-51
For reusing real-time software in some different execution platform, it is useful to adjust the execution time of the pr... [more] MSS2013-54 SS2013-51
pp.17-22
CPSY, VLD, RECONF, IPSJ-SLDM [detail] 2013-01-17
10:35
Kanagawa   Low power packet transfer technique on distributed real-time systems
Yusuke Kumura, Osamu Yoshizumi, Kazutoshi Suito, Hiroki Matsutani, Nobuyuki Yamasaki (Keio Univ.) VLD2012-126 CPSY2012-75 RECONF2012-80
In this paper, we propose a low-power technique for real-time communication standard Responsive Link in which data rate ... [more] VLD2012-126 CPSY2012-75 RECONF2012-80
pp.111-116
VLD, CPSY, RECONF, IPSJ-SLDM [detail] 2012-01-25
14:20
Kanagawa Hiyoshi Campus, Keio University Extension of ITRON Specification OS for Multithreaded Processors
Rikuhei Ueda, Kei Fujii, Hiroyuki Chishiro, Hiroki Matsutani, Nobuyuki Yamasaki (Keio Univ.) VLD2011-98 CPSY2011-61 RECONF2011-57
Recent advances in embedded systems have demanded high-performance under real-time constraints.Responsive Multithreaded ... [more] VLD2011-98 CPSY2011-61 RECONF2011-57
pp.43-48
ICD, IE, SIP, IPSJ-SLDM [detail] 2011-10-25
12:50
Miyagi Ichinobo(Sendai) [Invited Talk] Heterogeneous Many-Core Application Processor Architecture for Ultra-High-Quality Image Reproduction
Yukoh Matsumoto (TOPS) SIP2011-72 ICD2011-75 IE2011-71
We have developed CG Application-Domain Specific Heterogeneous Multi-Core architecture and its software for a Desk-Top R... [more] SIP2011-72 ICD2011-75 IE2011-71
pp.67-71
PRMU 2011-03-11
10:00
Ibaraki   Improvement of Word Recognition Accuracy with Spellchecker Based on Tendency of Recognition Error of Characters
Nobuhiko Asada, Masakazu Iwamura, Koichi Kise (Osaka Pref Univ.) PRMU2010-268
In this paper, we discuss a method to cope with severe perspective
distortion
to realize ``all-round recognition'' of ... [more]
PRMU2010-268
pp.183-188
CPSY, DC, IPSJ-SLDM, IPSJ-EMB, IPSJ-UBI, IPSJ-MBL [detail] 2010-03-28
13:00
Tokyo   Design of Look-Ahead Router for Low Latency Real-Time On-Chip Networks
Takuma Kogo, Nobuyuki Yamasaki (Keio Univ.) CPSY2009-89 DC2009-86
Scheduling algorithms are very important to realize a real-time system by using large-scale chip multiprocessors (CMPs).... [more] CPSY2009-89 DC2009-86
pp.465-470
PRMU 2010-02-18
15:45
Tokyo Tokyo Univ. of Agriculture and Technology A Camera-Based Information Acquisition System Using a Technique of Real-Time Word Recognition
Tomohiko Tsuji, Masakazu Iwamura, Koichi Kise (Osaka Pref. Univ.) PRMU2009-216
In order to realize a comfortable user interface, rapid response and intuitive operation are required. The camera-based ... [more] PRMU2009-216
pp.51-56
VLD, IPSJ-SLDM 2008-05-09
15:00
Hyogo Kobe Univ. On Synthesizing a Heterogeneous Multiprocessor System under Real-Time and SEU Vulnerability Constraints
Makoto Sugihara (Toyohashi Univ. of Tech./JST-CREST) VLD2008-13
Utilizing a heterogeneous multiprocessor system has become a popular design paradigm to build an embedded
system at a c... [more]
VLD2008-13
pp.37-42
DC, CPSY, IPSJ-SLDM, IPSJ-EMB 2008-03-27
13:20
Kagoshima   A Networking Mechanism for Automotive Sensors
Tomoyuki Kawai, Shinya Honda, Hiroyuki Tomiyama, Hiroaki Takada (Nagoya Univ.), Hideaki Ishihara, Kyouichi Suzuki, Yoshinori Teshima, Toshihiko Matsuoka, Kenji Yamada (DENSO) DC2007-93 CPSY2007-89
In this paper, we have proposed a hardware mechanism which is useful to meet real-time constraints in the automotive sys... [more] DC2007-93 CPSY2007-89
pp.55-60
DC, CPSY, IPSJ-SLDM, IPSJ-EMB 2008-03-28
14:20
Kagoshima   An Efficient Real-Time Scheduling Algorithm for Temporal Protection with Task's Priority
Yutaka Matsubara, Shinya Honda, Hiroyuki Tomiyama, Hiroaki Takada (Nagoya Univ.) DC2007-113 CPSY2007-109
In this paper, we propose an efficient scheduling algorithm for
integration of real-time applications in a single proc... [more]
DC2007-113 CPSY2007-109
pp.173-178
LOIS, ICM, IA
(Joint)
2008-01-25
13:00
Kumamoto Sojo Univ. (Kumamoto) Path alternation on real-time video streaming using PR-SCTP
Tomotaka Maeda, Masahiro Kozuka, Shin Maruyama, Takaaki Komura, Yasuo Okabe (Kyoto Univ) IA2007-49
PR-SCTP is an extension of SCTP, the next generation transport protocol, for retransmission and timeout control under re... [more] IA2007-49
pp.51-55
 Results 1 - 20 of 23  /  [Next]  
Choose a download format for default settings. [NEW !!]
Text format pLaTeX format CSV format BibTeX format
Copyright and reproduction : All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan