Print edition: ISSN 0913-5685
Online edition: ISSN 2432-6380
[TOP] | [2006] | [2007] | [2008] | [2009] | [2010] | [2011] | [2012] | [Japanese] / [English]
ICD2005-205
High-Voltage Torelant Opamp Design Targeting for Future Scaled Transistors
Koichi Ishida, Atit Tamtrakarn (Univ. of Tokyo), Hiroki Ishikuro (Toshiba Corp.), Takayasu Sakurai (Univ. of Tokyo)
pp. 1 - 6
ICD2005-206
Phase Change RAM Operated with 1.5-V CMOS as Low Cost Embedded Memory
Satoru Hanzawa, Kenichi Osada, Takayuki Kawahara, Riichiro Takemura (Hitachi CRL), Naoki Kitai (Hitachi ULSI), Norikatsu Takaura, Nozomu Matsuzaki, Kenzo Kurotsuchi (Hitachi CRL), Hiroshi Moriya (Hitachi MERL), Masahiro Moniwa (Renesas)
pp. 7 - 12
ICD2005-207
VDD-Hopping Accelerator for On-Chip Power Supplies Achieving Nano-Second Order Transient Time
Kohei Onizuka, Takayasu Sakurai (Tokyo Univ.)
pp. 13 - 17
ICD2005-208
Low Leakage-power FPGA Design using Zigzag Power-gating, Dual-VTH/VDD and Micro-VDD-hopping
Canh Q. Tran (Tokyo University), Hiroshi Kawaguchi (Kobe University), Takayasu Sakurai (Tokyo University)
pp. 19 - 24
ICD2005-209
[Invited Talk]
Overview of Cell Broadband Engine Processor
-- The Background of the Design and Examples of its Application --
Hiroo Hayashi (Toshiba Corp.)
pp. 25 - 30
ICD2005-210
A Design of Rough Set Processor for Data Mining
Mitsuhiro Matsumoto, Masao Ohkura, Akihiko Tsukahara, Akinori Kanasugi (Tokyo Denki Univ.)
pp. 31 - 36
ICD2005-211
Architecture of Multi-Context FPGA Using a Hybrid Multiple-Valued/Binary Context Swtching Signal
Yoshihiro Nakatani, Masanori Hariyama, Michitaka Kameyama (Tohoku Univ.)
pp. 37 - 42
ICD2005-212
Stereo Vision Processor Based on Window-Parallel-and-Pixel-Parallel Architecture
Naoto Yokoyama, Masanori Hariyama (Tohoku Univ.), Yasuhiro Kobayashi (Oyama College), Michitaka Kameyama (Tohoku Univ.)
pp. 43 - 46
ICD2005-213
Footless Dual-Rail Domino Circuit with Self-Timed Preharge Scheme in SOI Technology
KinHooi Dia, Ruotong Zheng, Makoto Ikeda, Kunihiro Asada (Univ. of Tokyo)
pp. 47 - 51
ICD2005-214
Measurements of Digital Signal Delay Variation Due to Dynamic Power Supply Noise
Mitsuya Fukazawa, Makoto Nagata (Kobe Univ.)
pp. 53 - 57