IEICE Technical Report

Print edition: ISSN 0913-5685      Online edition: ISSN 2432-6380

Volume 109, Number 301

Concurrent Systems Technology

Workshop Date : 2009-11-26 - 2009-11-27 / Issue Date : 2009-11-19

[PREV] [NEXT]

[TOP] | [2006] | [2007] | [2008] | [2009] | [2010] | [2011] | [2012] | [Japanese] / [English]

[PROGRAM] [BULK PDF DOWNLOAD]


Table of contents

CST2009-18
On a new model for Quantum Computers by using Quantum Petri Nets
Shinsuke Ito, Atsushi Ohta, Kohkichi Tsuji (Aichi Pref. Univ.)
pp. 1 - 6

CST2009-19
Advanced Technologies for Dependable Systems through Product Lifecycle by Managing Gaps among their Specification, Implementation, and Environment.
Naoshi Uchihira (Toshiba)
pp. 7 - 12

CST2009-20
Hierarchical Abstraction of Nonlinear Oscillator Macromodels
Jaijeet Roychowdhury (Univ. of California, Berkeley)
pp. 13 - 17

CST2009-21
A New FDTD Algorithm Based on Alternating-Direction Explicit (ADE) Method
Shuichi Aono (SESAME Tech Inc.), Masaki Unno, Hideki Asai (Shizuoka Univ.)
pp. 19 - 24

CST2009-22
Parallel-Distributed Block Latency Insertion Method (Block-LIM) for Fast Transient Simulation of Tightly Coupled Transmission Lines
Yuta Inoue, Tadatoshi Sekine, Hideki Asai (Shizuoka Univ.)
pp. 25 - 30

CST2009-23
[Invited Talk] Computational Complexity Analysis and Algorithms Design for Combinatorial Problems
Toshimasa Watanabe (Hiroshima Univ.)
pp. 31 - 33

CST2009-24
Model and Model Checking of Embedded Systems using Probablistic Game Theory
Shouta Koshida, Satoshi Yamane (Kanazawa Univ.)
pp. 35 - 40

CST2009-25
Model Checking of subclass of PTCTL by Probabilistic Timed REGAR
Masaki Takahashi, Atsushi Morishita, Satoshi Yamane (Kanazawa Univ)
pp. 41 - 46

CST2009-26
Diagnosis of Discrete Event Systems Modeled by Mealy Automata with Nondeterministic Output Functions
Shigemasa Takai, Toshimitsu Ushio (Osaka Univ.)
pp. 47 - 52

CST2009-27
Design and Evaluation of Graphics Accelerator System for Mobile Appliances
Yasushi Nagai, Toru Owada (Hitachi), Tetsuo Takagi (Hitachi AD), Isao Takita (Hitachi)
pp. 53 - 57

CST2009-28
Universal Test Sets for Reversible Circuits
Satoshi Tayu, Shota Fukuyama, Shuichi Ueno (Tokyo Inst. of Tech.)
pp. 59 - 64

CST2009-29
ILP Formulation of Graph Embedding and Its Application to LSI Routing
Keisuke Inoue (JAIST/JSPS), Mineo Kaneko (JAIST)
pp. 65 - 70

CST2009-30
A Method to Determine Firing Times of Transitions for Timed Petri Nets by Introducing Stochastic Decision Rules
Yoshimasa Miwa (Yamaguchi Univ.), Chen Li (Univ. of Tokyo), Qi-Wei Ge, Hiroshi Matsuno (Yamaguchi Univ.)
pp. 71 - 76

CST2009-31
Experimental Evaluation of Asynchronous Genetic Algorithms on Line Topology
Hayato Miyagi, Morikazu Nakamura (Univ. of the Ryukyus)
pp. 77 - 81

CST2009-32
The Design of distributed algorithm for information gathering by using Petri Net
Shin'nosuke Yamaguchi (Kyushu Inst. of Tech.), Katsumi Wasaki, Yasunari Shidama (Shinshu Univ)
pp. 83 - 88

CST2009-33
On Refactoring of Free-Choice Workflow Nets to Well-Structured Workflow Nets
Yuki Kuroda, Shingo Yamaguchi, Minoru Tanaka (Yamaguchi Univ)
pp. 89 - 93

CST2009-34
Application of a Consensus Problem to Distributed Fair QoS Control in Multi-tier Server Systems
Naoki Hayashi, Toshimitsu Ushio, Takafumi Kanazawa (Osaka Univ.)
pp. 95 - 98

CST2009-35
On Choreography Realization by Using Petri Nets
Toshiyuki Miyamoto (Osaka Univ.), Taku Fujii (Ogis-RI)
pp. 99 - 104

CST2009-36
Minimum Realization of Condition/Event Net Exhibiting Specified Behavior
Susumu Hashizume, Tomoyuki Yajima, Katsuaki Onogi (Nagoya Univ.)
pp. 105 - 110

Note: Each article is a technical report without peer review, and its polished version will be published elsewhere.


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan