IEICE Technical Report

Print edition: ISSN 0913-5685      Online edition: ISSN 2432-6380

Volume 117, Number 17

VLSI Design Technologies

Workshop Date : 2017-05-10 / Issue Date : 2017-05-03

[PREV] [NEXT]

[TOP] | [2014] | [2015] | [2016] | [2017] | [2018] | [2019] | [2020] | [Japanese] / [English]

[PROGRAM] [BULK PDF DOWNLOAD]


Table of contents

VLD2017-1
(See Japanese page.)
pp. 1 - 6

VLD2017-2
A Method of Layout Pattern Classification Using Clustering
Shuhei Ishino, Mitsuru Hasegawa, Kunihiro Fujiyoshi (TUAT)
pp. 7 - 12

VLD2017-3
[Invited Talk] Launch of IEEE CEDA All Japan Joint Chapter and Its Role
Atsushi Takahashi (Tokyo Tech)
pp. 13 - 16

Note: Each article is a technical report without peer review, and its polished version will be published elsewhere.


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan