IEICE Technical Committee Submission System
Conference Paper's Information
Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2006-04-14 11:10
Hazard Checking of Asynchronous Circuits: A New Approach
Frederic Beal (Tokyo Inst. of Tech.), Tomohiro Yoneda (NII), Chris Myers (Univ. of Utah)
Abstract (in Japanese) (See Japanese page) 
(in English) We present a new framework to express the semantics of asynchronous
circuits, and as an application, an algorithm that will check an
implementation given as a netlist against a specification
given as a state graph (SG). The algorithm is based on an exploration of the specification
that computes certain information (as symbolic states)
about the corresponding implementation states,
which information is represented as a boolean formula. The algorithm is
efficient, can be easily extended so as to use timing informations, and in case of
hazards, can provide the user with extensive and easy-to-use information about the
cause of the hazard. While it induces potential conservativeness, we did not encounter such examples of false negatives.
Keyword (in Japanese) (See Japanese page) 
(in English) Hazard checking / Asynchronous circuits / Timed circuits / / / / /  
Reference Info. IEICE Tech. Rep., vol. 106, no. 4, DC2006-5, pp. 25-30, April 2006.
Paper # DC2006-5 
Date of Issue 2006-04-07 (CPSY, DC) 
ISSN Print edition: ISSN 0913-5685
Download PDF

Conference Information
Committee CPSY DC  
Conference Date 2006-04-14 - 2006-04-14 
Place (in Japanese) (See Japanese page) 
Place (in English) Takeda Hall 
Topics (in Japanese) (See Japanese page) 
Topics (in English)  
Paper Information
Registration To DC 
Conference Code 2006-04-CPSY-DC 
Language English 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) Hazard Checking of Asynchronous Circuits: A New Approach 
Sub Title (in English)  
Keyword(1) Hazard checking  
Keyword(2) Asynchronous circuits  
Keyword(3) Timed circuits  
Keyword(4)  
Keyword(5)  
Keyword(6)  
Keyword(7)  
Keyword(8)  
1st Author's Name Frederic Beal  
1st Author's Affiliation Tokyo Institute of Technology (Tokyo Inst. of Tech.)
2nd Author's Name Tomohiro Yoneda  
2nd Author's Affiliation National Institute of Informatics (NII)
3rd Author's Name Chris Myers  
3rd Author's Affiliation University of Utah (Univ. of Utah)
4th Author's Name  
4th Author's Affiliation ()
5th Author's Name  
5th Author's Affiliation ()
6th Author's Name  
6th Author's Affiliation ()
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
Speaker Author-1 
Date Time 2006-04-14 11:10:00 
Presentation Time 30 minutes 
Registration for DC 
Paper # CPSY2006-5, DC2006-5 
Volume (vol) vol.106 
Number (no) no.3(CPSY), no.4(DC) 
Page pp.25-30 
#Pages
Date of Issue 2006-04-07 (CPSY, DC) 


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan