Information: Join today and make your research activities more affordable! Technical workshop participation fees and annual registration fees are available at member rates.
Notice: [Important] Announcement of Changes to Registration Fee Payment and Manuscript Upload Procedures for IEICE Technical Meetings
IEICE Technical Committee Submission System
Conference Paper's Information
Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2006-05-11 15:00
A Software-level Energy Reduction Technique for Embedded Microprocessor Exploiting Narrow Bitwidth Operations
Seiichiro Yamaguchi, Masanori Muroyama, Tohru Ishihara, Hiroto Yasuura (Kyushu Univ.)
Abstract (in Japanese) (See Japanese page) 
(in English) This paper proposes a software-level energy reduction technique for microprocessor-based embedded systems. A basic idea is to reduce switching activities in sign extension bits of instruction operands through shifting the operands. Our technique consists of following three steps: 1) shift operands from LSB side toward MSB side by optimal shift amount, 2) execute instructions with the shifted operands, and 3) shift back computational results to original positions. Experimental results show about 3.7% energy reduction of datapath, and about 1.5% energy reduction of overall microprocessor.
Keyword (in Japanese) (See Japanese page) 
(in English) low energy / microprocessor / embedded system / bitwidth / compiler optimization technique / / /  
Reference Info. IEICE Tech. Rep., vol. 106, no. 31, VLD2006-3, pp. 13-18, May 2006.
Paper # VLD2006-3 
Date of Issue 2006-05-04 (VLD) 
ISSN Print edition: ISSN 0913-5685
Download PDF

Conference Information
Committee VLD IPSJ-SLDM  
Conference Date 2006-05-11 - 2006-05-12 
Place (in Japanese) (See Japanese page) 
Place (in English) Ehime University 
Topics (in Japanese) (See Japanese page) 
Topics (in English)  
Paper Information
Registration To VLD 
Conference Code 2006-05-VLD-IPSJ-SLDM 
Language Japanese 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) A Software-level Energy Reduction Technique for Embedded Microprocessor Exploiting Narrow Bitwidth Operations 
Sub Title (in English)  
Keyword(1) low energy  
Keyword(2) microprocessor  
Keyword(3) embedded system  
Keyword(4) bitwidth  
Keyword(5) compiler optimization technique  
Keyword(6)  
Keyword(7)  
Keyword(8)  
1st Author's Name Seiichiro Yamaguchi  
1st Author's Affiliation Kyushu University (Kyushu Univ.)
2nd Author's Name Masanori Muroyama  
2nd Author's Affiliation Kyushu University (Kyushu Univ.)
3rd Author's Name Tohru Ishihara  
3rd Author's Affiliation Kyushu University (Kyushu Univ.)
4th Author's Name Hiroto Yasuura  
4th Author's Affiliation Kyushu University (Kyushu Univ.)
5th Author's Name  
5th Author's Affiliation ()
6th Author's Name  
6th Author's Affiliation ()
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
21st Author's Name  
21st Author's Affiliation ()
22nd Author's Name  
22nd Author's Affiliation ()
23rd Author's Name  
23rd Author's Affiliation ()
24th Author's Name  
24th Author's Affiliation ()
25th Author's Name  
25th Author's Affiliation ()
26th Author's Name / /
26th Author's Affiliation ()
()
27th Author's Name / /
27th Author's Affiliation ()
()
28th Author's Name / /
28th Author's Affiliation ()
()
29th Author's Name / /
29th Author's Affiliation ()
()
30th Author's Name / /
30th Author's Affiliation ()
()
31st Author's Name / /
31st Author's Affiliation ()
()
32nd Author's Name / /
32nd Author's Affiliation ()
()
33rd Author's Name / /
33rd Author's Affiliation ()
()
34th Author's Name / /
34th Author's Affiliation ()
()
35th Author's Name / /
35th Author's Affiliation ()
()
36th Author's Name / /
36th Author's Affiliation ()
()
Speaker Author-1 
Date Time 2006-05-11 15:00:00 
Presentation Time 30 minutes 
Registration for VLD 
Paper # VLD2006-3 
Volume (vol) vol.106 
Number (no) no.31 
Page pp.13-18 
#Pages 6 
Date of Issue 2006-05-04 (VLD) 


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan