Information: Join today and make your research activities more affordable! Technical workshop participation fees and annual registration fees are available at member rates.
Notice: [Important] Announcement of Changes to Registration Fee Payment and Manuscript Upload Procedures for IEICE Technical Meetings
IEICE Technical Committee Submission System
Conference Paper's Information
Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2006-05-12 11:15
Power-Conscious Microprocessor-Based Testing of System-on-Chip
Fawnizu Azmadi Hussin, Tomokazu Yoneda (NAIST), Alex Orailoglu (Univ. of California), Hideo Fujiwara (NAIST)
Abstract (in Japanese) (See Japanese page) 
(in English) In this paper, we are proposing a core-based test methodology that utilizes the functional bus for test stimuli and response transportation. An efficient algorithm for the generation of a complete test schedule that efficiently utilizes the functional bus under a power constraint is described. The test schedule is composed of a set of test vector delivery sequences in small chunks, denoted as packets. The utilization of small packet sizes minimizes required buffer sizes while optimizing the functional bus utilization. The experimental results show that the methodology is highly effective compared to previous approaches that do not use the functional bus. The strong results of the proposed approach are particularly highlighted when small bus widths are considered, an important consideration in current SOC designs where increasingly larger bus widths pose routing and reliability challenges.
Keyword (in Japanese) (See Japanese page) 
(in English) Functional bus / Microprocessor-based / Power-Constrained / Test Packet / Test Scheduling / / /  
Reference Info. IEICE Tech. Rep., vol. 106, no. 32, VLD2006-10, pp. 25-30, May 2006.
Paper # VLD2006-10 
Date of Issue 2006-05-05 (VLD) 
ISSN Print edition: ISSN 0913-5685
Download PDF

Conference Information
Committee VLD IPSJ-SLDM  
Conference Date 2006-05-11 - 2006-05-12 
Place (in Japanese) (See Japanese page) 
Place (in English) Ehime University 
Topics (in Japanese) (See Japanese page) 
Topics (in English)  
Paper Information
Registration To VLD 
Conference Code 2006-05-VLD-IPSJ-SLDM 
Language English 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) Power-Conscious Microprocessor-Based Testing of System-on-Chip 
Sub Title (in English)  
Keyword(1) Functional bus  
Keyword(2) Microprocessor-based  
Keyword(3) Power-Constrained  
Keyword(4) Test Packet  
Keyword(5) Test Scheduling  
Keyword(6)  
Keyword(7)  
Keyword(8)  
1st Author's Name Fawnizu Azmadi Hussin  
1st Author's Affiliation Nara Institute of Science and Technology (NAIST)
2nd Author's Name Tomokazu Yoneda  
2nd Author's Affiliation Nara Institute of Science and Technology (NAIST)
3rd Author's Name Alex Orailoglu  
3rd Author's Affiliation University of California (Univ. of California)
4th Author's Name Hideo Fujiwara  
4th Author's Affiliation Nara Institute of Science and Technology (NAIST)
5th Author's Name  
5th Author's Affiliation ()
6th Author's Name  
6th Author's Affiliation ()
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
21st Author's Name  
21st Author's Affiliation ()
22nd Author's Name  
22nd Author's Affiliation ()
23rd Author's Name  
23rd Author's Affiliation ()
24th Author's Name  
24th Author's Affiliation ()
25th Author's Name  
25th Author's Affiliation ()
26th Author's Name / /
26th Author's Affiliation ()
()
27th Author's Name / /
27th Author's Affiliation ()
()
28th Author's Name / /
28th Author's Affiliation ()
()
29th Author's Name / /
29th Author's Affiliation ()
()
30th Author's Name / /
30th Author's Affiliation ()
()
31st Author's Name / /
31st Author's Affiliation ()
()
32nd Author's Name / /
32nd Author's Affiliation ()
()
33rd Author's Name / /
33rd Author's Affiliation ()
()
34th Author's Name / /
34th Author's Affiliation ()
()
35th Author's Name / /
35th Author's Affiliation ()
()
36th Author's Name / /
36th Author's Affiliation ()
()
Speaker Author-1 
Date Time 2006-05-12 11:15:00 
Presentation Time 30 minutes 
Registration for VLD 
Paper # VLD2006-10 
Volume (vol) vol.106 
Number (no) no.32 
Page pp.25-30 
#Pages
Date of Issue 2006-05-05 (VLD) 


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan