Information: Join today and make your research activities more affordable! Technical workshop participation fees and annual registration fees are available at member rates.
Notice: [Important] Announcement of Changes to Registration Fee Payment and Manuscript Upload Procedures for IEICE Technical Meetings
IEICE Technical Committee Submission System
Conference Paper's Information
Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2006-06-22 16:15
Re-placement Method for Circuit Modification
Kunihiko Yanagibashi, Yasuhiro Takashima (Univ. of Kitakyushu)
Abstract (in Japanese) (See Japanese page) 
(in English) This paper proposes a re-placement method for circuit modification.The re-placement is required to realize a placement with small area in a short time,while the similarity to the previous placement is kept.For the objective,the proposed algorithm employs to minimize the sum of differences of the length of each wire from the one in the previous placement.We propose a non full-reverse-order constraint,which is obtained by relaxing the topological relation in the previous placement. The constraint leads the resultant placement similar to the previous one in terms of the topology.The optimization method for re-placement is simulated annealing.Since the modification of re-placement is local, we limit the modification range around the added module.As a result,an efficient and high-speed re-placement is achieved.Experimental results demonstrate that the proposed algorithm is effective and efficient.
Keyword (in Japanese) (See Japanese page) 
(in English) Non full-reverse-order constraint / Circuit Modification / Re-placement / Sequence-Pair / Simulated Annealing / / /  
Reference Info. IEICE Tech. Rep., vol. 106, no. 113, VLD2006-20, pp. 35-40, June 2006.
Paper # VLD2006-20 
Date of Issue 2006-06-15 (CAS, VLD, SIP) 
ISSN Print edition: ISSN 0913-5685
Download PDF

Conference Information
Committee SIP CAS VLD  
Conference Date 2006-06-22 - 2006-06-23 
Place (in Japanese) (See Japanese page) 
Place (in English) Kitami Institute of Technology 
Topics (in Japanese) (See Japanese page) 
Topics (in English) Signal Processing, LSI, etc 
Paper Information
Registration To VLD 
Conference Code 2006-06-SIP-CAS-VLD 
Language Japanese 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) Re-placement Method for Circuit Modification 
Sub Title (in English)  
Keyword(1) Non full-reverse-order constraint  
Keyword(2) Circuit Modification  
Keyword(3) Re-placement  
Keyword(4) Sequence-Pair  
Keyword(5) Simulated Annealing  
Keyword(6)  
Keyword(7)  
Keyword(8)  
1st Author's Name Kunihiko Yanagibashi  
1st Author's Affiliation the University of Kitakyushu (Univ. of Kitakyushu)
2nd Author's Name Yasuhiro Takashima  
2nd Author's Affiliation the University of Kitakyushu (Univ. of Kitakyushu)
3rd Author's Name  
3rd Author's Affiliation ()
4th Author's Name  
4th Author's Affiliation ()
5th Author's Name  
5th Author's Affiliation ()
6th Author's Name  
6th Author's Affiliation ()
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
21st Author's Name  
21st Author's Affiliation ()
22nd Author's Name  
22nd Author's Affiliation ()
23rd Author's Name  
23rd Author's Affiliation ()
24th Author's Name  
24th Author's Affiliation ()
25th Author's Name  
25th Author's Affiliation ()
26th Author's Name / /
26th Author's Affiliation ()
()
27th Author's Name / /
27th Author's Affiliation ()
()
28th Author's Name / /
28th Author's Affiliation ()
()
29th Author's Name / /
29th Author's Affiliation ()
()
30th Author's Name / /
30th Author's Affiliation ()
()
31st Author's Name / /
31st Author's Affiliation ()
()
32nd Author's Name / /
32nd Author's Affiliation ()
()
33rd Author's Name / /
33rd Author's Affiliation ()
()
34th Author's Name / /
34th Author's Affiliation ()
()
35th Author's Name / /
35th Author's Affiliation ()
()
36th Author's Name / /
36th Author's Affiliation ()
()
Speaker Author-1 
Date Time 2006-06-22 16:15:00 
Presentation Time 25 minutes 
Registration for VLD 
Paper # CAS2006-7, VLD2006-20, SIP2006-30 
Volume (vol) vol.106 
Number (no) no.111(CAS), no.113(VLD), no.115(SIP) 
Page pp.35-40 
#Pages
Date of Issue 2006-06-15 (CAS, VLD, SIP) 


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan