Information: Join today and make your research activities more affordable! Technical workshop participation fees and annual registration fees are available at member rates.
Notice: [Important] Announcement of Changes to Registration Fee Payment and Manuscript Upload Procedures for IEICE Technical Meetings
IEICE Technical Committee Submission System
Conference Paper's Information
Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2006-09-06 15:10
Boundary Processing of Thin Conductor Plates and Conductor Corners in the FDTD Method Standpoint of Lattice Spacing and Arrangement
Satoru Ikeuti (Panasonic ED Nitto), Yukio Iida, Hiroaki Miula (Kansai Univ.), Toshiaki Nakamura (Panasonic ED Nitto)
Abstract (in Japanese) (See Japanese page) 
(in English) In the FDTD method, when the structure with the conductor edges and corners is analyzed, the computation errors by the field singularity are important subjects. In this paper, the modeling of thin strip conductor and conductor with corner are studied from the standpoint of grid arrangement. The strip-line resonator (SLR) and the cavity with capacitive iris are chosen as analytical models, and the variations in the resonant frequency for the grid arrangement types and FDTD cell size are examined. As a result, when offset grid arrangement is applied to thin conductor plate and the conductor corner, the possibility that the error margin can be considerably reduced is pointed out compared with usual boundary processing.
Keyword (in Japanese) (See Japanese page) 
(in English) FDTD method / computation accuracy / offset lattice arrangement / thin conductor plate / conductor corner / / /  
Reference Info. IEICE Tech. Rep., vol. 106, no. 231, MW2006-100, pp. 139-144, Sept. 2006.
Paper # MW2006-100 
Date of Issue 2006-08-29 (MW) 
ISSN Print edition: ISSN 0913-5685
Download PDF

Conference Information
Committee MW  
Conference Date 2006-09-05 - 2006-09-07 
Place (in Japanese) (See Japanese page) 
Place (in English)  
Topics (in Japanese) (See Japanese page) 
Topics (in English)  
Paper Information
Registration To MW 
Conference Code 2006-09-MW 
Language Japanese 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) Boundary Processing of Thin Conductor Plates and Conductor Corners in the FDTD Method Standpoint of Lattice Spacing and Arrangement 
Sub Title (in English)  
Keyword(1) FDTD method  
Keyword(2) computation accuracy  
Keyword(3) offset lattice arrangement  
Keyword(4) thin conductor plate  
Keyword(5) conductor corner  
Keyword(6)  
Keyword(7)  
Keyword(8)  
1st Author's Name Satoru Ikeuti  
1st Author's Affiliation Panasonic Electronic Devices Nitto Co.,Ltd. (Panasonic ED Nitto)
2nd Author's Name Yukio Iida  
2nd Author's Affiliation Kansai University (Kansai Univ.)
3rd Author's Name Hiroaki Miula  
3rd Author's Affiliation Kansai University (Kansai Univ.)
4th Author's Name Toshiaki Nakamura  
4th Author's Affiliation Panasonic Electronic Devices Nitto Co.,Ltd. (Panasonic ED Nitto)
5th Author's Name  
5th Author's Affiliation ()
6th Author's Name  
6th Author's Affiliation ()
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
21st Author's Name  
21st Author's Affiliation ()
22nd Author's Name  
22nd Author's Affiliation ()
23rd Author's Name  
23rd Author's Affiliation ()
24th Author's Name  
24th Author's Affiliation ()
25th Author's Name  
25th Author's Affiliation ()
26th Author's Name / /
26th Author's Affiliation ()
()
27th Author's Name / /
27th Author's Affiliation ()
()
28th Author's Name / /
28th Author's Affiliation ()
()
29th Author's Name / /
29th Author's Affiliation ()
()
30th Author's Name / /
30th Author's Affiliation ()
()
31st Author's Name / /
31st Author's Affiliation ()
()
32nd Author's Name / /
32nd Author's Affiliation ()
()
33rd Author's Name / /
33rd Author's Affiliation ()
()
34th Author's Name / /
34th Author's Affiliation ()
()
35th Author's Name / /
35th Author's Affiliation ()
()
36th Author's Name / /
36th Author's Affiliation ()
()
Speaker Author-2 
Date Time 2006-09-06 15:10:00 
Presentation Time 25 minutes 
Registration for MW 
Paper # MW2006-100 
Volume (vol) vol.106 
Number (no) no.231 
Page pp.139-144 
#Pages
Date of Issue 2006-08-29 (MW) 


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan