Information: Join today and make your research activities more affordable! Technical workshop participation fees and annual registration fees are available at member rates.
Notice: [Important] Announcement of Changes to Registration Fee Payment and Manuscript Upload Procedures for IEICE Technical Meetings
IEICE Technical Committee Submission System
Conference Paper's Information
Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2007-01-26 15:00
Basic Characteristics of a Novel Two-stage Converter with Two Bus Voltage Levels
Kosuke Abe, Kimihiro Nishijima, Takafumi Inoue (Oita Univ), Koosuke Harada (Sojo Univ), Tadao Nakano, Takashi Nabeshima, Terukazu Sato (Oita Univ) EE2006-56
Abstract (in Japanese) (See Japanese page) 
(in English) Proposed divided power supply system for server system is making use of two bus voltage levels such as 12V and 32V. In the case of the low power loads, the power is supplied from POL converters with 12V bus in the same manner as the conventional intermediate bus architecture. On the other hand, in the case of the high power loads such as MPUs, the power is supplied from two-stage converters with the both bus voltages. The two-stage converter consists of a low power buck converter and a high efficiency high power density isolated converter. In this paper, efficiency and transfer characteristics are experimented with manufactured isolated converters.
Keyword (in Japanese) (See Japanese page) 
(in English) Divided power supply system / POL Converte / VRM / MPU / Low Voltage and High Current / / /  
Reference Info. IEICE Tech. Rep., vol. 106, no. 494, EE2006-56, pp. 115-120, Jan. 2007.
Paper # EE2006-56 
Date of Issue 2007-01-18 (EE) 
ISSN Print edition: ISSN 0913-5685    Online edition: ISSN 2432-6380
Copyright
and
reproduction
All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)
Download PDF EE2006-56

Conference Information
Committee EE  
Conference Date 2007-01-25 - 2007-01-26 
Place (in Japanese) (See Japanese page) 
Place (in English) Nagasaki prefectural art museum 
Topics (in Japanese) (See Japanese page) 
Topics (in English)  
Paper Information
Registration To EE 
Conference Code 2007-01-EE 
Language Japanese 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) Basic Characteristics of a Novel Two-stage Converter with Two Bus Voltage Levels 
Sub Title (in English)  
Keyword(1) Divided power supply system  
Keyword(2) POL Converte  
Keyword(3) VRM  
Keyword(4) MPU  
Keyword(5) Low Voltage and High Current  
Keyword(6)  
Keyword(7)  
Keyword(8)  
1st Author's Name Kosuke Abe  
1st Author's Affiliation Oita University (Oita Univ)
2nd Author's Name Kimihiro Nishijima  
2nd Author's Affiliation Oita University (Oita Univ)
3rd Author's Name Takafumi Inoue  
3rd Author's Affiliation Oita University (Oita Univ)
4th Author's Name Koosuke Harada  
4th Author's Affiliation Sojo University (Sojo Univ)
5th Author's Name Tadao Nakano  
5th Author's Affiliation Oita University (Oita Univ)
6th Author's Name Takashi Nabeshima  
6th Author's Affiliation Oita University (Oita Univ)
7th Author's Name Terukazu Sato  
7th Author's Affiliation Oita University (Oita Univ)
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
21st Author's Name  
21st Author's Affiliation ()
22nd Author's Name  
22nd Author's Affiliation ()
23rd Author's Name  
23rd Author's Affiliation ()
24th Author's Name  
24th Author's Affiliation ()
25th Author's Name  
25th Author's Affiliation ()
26th Author's Name / /
26th Author's Affiliation ()
()
27th Author's Name / /
27th Author's Affiliation ()
()
28th Author's Name / /
28th Author's Affiliation ()
()
29th Author's Name / /
29th Author's Affiliation ()
()
30th Author's Name / /
30th Author's Affiliation ()
()
31st Author's Name / /
31st Author's Affiliation ()
()
32nd Author's Name / /
32nd Author's Affiliation ()
()
33rd Author's Name / /
33rd Author's Affiliation ()
()
34th Author's Name / /
34th Author's Affiliation ()
()
35th Author's Name / /
35th Author's Affiliation ()
()
36th Author's Name / /
36th Author's Affiliation ()
()
Speaker Author-1 
Date Time 2007-01-26 15:00:00 
Presentation Time 25 minutes 
Registration for EE 
Paper # EE2006-56 
Volume (vol) vol.106 
Number (no) no.494 
Page pp.115-120 
#Pages
Date of Issue 2007-01-18 (EE) 


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan