IEICE Technical Committee Submission System
Conference Paper's Information
Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2007-01-29 14:35
Study on a TOPS DPS Architecture
Hiroshi Suzuki, Takao Nishitani, Hachiro Fujita (TMU)
Abstract (in Japanese) (See Japanese page) 
(in English) This paper introduces low power parallel processor architecture for image processing. When assuming to make first generation DSPs on a chip by an up-to-date LSI technology, many DSPs can be implemented. Without connecting such DSPs by special attentions power consumption will increase a lot. As many processors operate in parallel, calculation amount to be processed in each DSP decreases, and resulting a low frequency and low power chip. By employing spatial processing portion and temporal processing portion in an element processor, the TOPS DSP provides not only spatial processing of filtering and transform but also temporal processing like Mixture Gaussian.
Keyword (in Japanese) (See Japanese page) 
(in English) parallel processor / image processing / low power / / / / /  
Reference Info. IEICE Tech. Rep., vol. 106, no. 511, CAS2006-65, pp. 19-24, Jan. 2007.
Paper # CAS2006-65 
Date of Issue 2007-01-22 (CAS) 
ISSN Print edition: ISSN 0913-5685
Download PDF

Conference Information
Committee CAS  
Conference Date 2007-01-29 - 2007-01-30 
Place (in Japanese) (See Japanese page) 
Place (in English) Ehime Univ. 
Topics (in Japanese) (See Japanese page) 
Topics (in English)  
Paper Information
Registration To CAS 
Conference Code 2007-01-CAS 
Language Japanese 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) Study on a TOPS DPS Architecture 
Sub Title (in English)  
Keyword(1) parallel processor  
Keyword(2) image processing  
Keyword(3) low power  
Keyword(4)  
Keyword(5)  
Keyword(6)  
Keyword(7)  
Keyword(8)  
1st Author's Name Hiroshi Suzuki  
1st Author's Affiliation Tokyo Metropolitan University (TMU)
2nd Author's Name Takao Nishitani  
2nd Author's Affiliation Tokyo Metropolitan University (TMU)
3rd Author's Name Hachiro Fujita  
3rd Author's Affiliation Tokyo Metropolitan University (TMU)
4th Author's Name  
4th Author's Affiliation ()
5th Author's Name  
5th Author's Affiliation ()
6th Author's Name  
6th Author's Affiliation ()
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
Speaker Author-1 
Date Time 2007-01-29 14:35:00 
Presentation Time 25 minutes 
Registration for CAS 
Paper # CAS2006-65 
Volume (vol) vol.106 
Number (no) no.511 
Page pp.19-24 
#Pages
Date of Issue 2007-01-22 (CAS) 


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan