IEICE Technical Committee Submission System
Conference Paper's Information
Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2007-03-08 09:50
An efficient design methodology for image processing digital system by using a high level hardware description language
Satoru Inoue, Taiki Hashizume, Tomonori Izumi, Masahiro Fukui (Ritsumeikan Univ.) Link to ES Tech. Rep. Archives: ICD2006-214
Abstract (in Japanese) (See Japanese page) 
(in English) Higher abstraction design has been highly required so that a human can focus on intelligent part of design by making computers do boring but time consuming jobs. This paper discusses 'the usefulness and problems of C base design by high-level synthesis,' and 'how to write the C code to generate a better hardware,' by using an example of architecture exploration of 2-dimensional discrete wavelet transform which is often used for image processing. Experimental results show the efficiency improvement.
Keyword (in Japanese) (See Japanese page) 
(in English) C base design / System design / high-level synthesis / / / / /  
Reference Info. IEICE Tech. Rep., vol. 106, no. 548, VLD2006-123, pp. 25-30, March 2007.
Paper # VLD2006-123 
Date of Issue 2007-03-01 (VLD, ICD) 
ISSN Print edition: ISSN 0913-5685
Copyright
and
reproduction
All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)
Download PDF Link to ES Tech. Rep. Archives: ICD2006-214

Conference Information
Committee ICD VLD  
Conference Date 2007-03-07 - 2007-03-09 
Place (in Japanese) (See Japanese page) 
Place (in English) Mielparque Okinawa 
Topics (in Japanese) (See Japanese page) 
Topics (in English) System-on-silicon design techniques and related VLSs 
Paper Information
Registration To VLD 
Conference Code 2007-03-ICD-VLD 
Language Japanese 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) An efficient design methodology for image processing digital system by using a high level hardware description language 
Sub Title (in English)  
Keyword(1) C base design  
Keyword(2) System design  
Keyword(3) high-level synthesis  
Keyword(4)  
Keyword(5)  
Keyword(6)  
Keyword(7)  
Keyword(8)  
1st Author's Name Satoru Inoue  
1st Author's Affiliation Ritsumaikan University (Ritsumeikan Univ.)
2nd Author's Name Taiki Hashizume  
2nd Author's Affiliation Ritsumaikan University (Ritsumeikan Univ.)
3rd Author's Name Tomonori Izumi  
3rd Author's Affiliation Ritsumaikan University (Ritsumeikan Univ.)
4th Author's Name Masahiro Fukui  
4th Author's Affiliation Ritsumaikan University (Ritsumeikan Univ.)
5th Author's Name  
5th Author's Affiliation ()
6th Author's Name  
6th Author's Affiliation ()
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
Speaker Author-3 
Date Time 2007-03-08 09:50:00 
Presentation Time 20 minutes 
Registration for VLD 
Paper # VLD2006-123, ICD2006-214 
Volume (vol) vol.106 
Number (no) no.548(VLD), no.551(ICD) 
Page pp.25-30 
#Pages
Date of Issue 2007-03-01 (VLD, ICD) 


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan