Information: Join today and make your research activities more affordable! Technical workshop participation fees and annual registration fees are available at member rates.
Notice: [Important] Announcement of Changes to Registration Fee Payment and Manuscript Upload Procedures for IEICE Technical Meetings
IEICE Technical Committee Submission System
Conference Paper's Information
Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2007-03-09 09:20
A Combined Circuit for Multiplication and Inversion in GF(2^m) Based on the Extended Euclid's Algorithm
Katsuki Kobayashi, Naofumi Takagi (Nagoya Univ.)
Abstract (in Japanese) (See Japanese page) 
(in English) A combined circuit for multiplication and inversion in
$\mathrm{GF}(2^m)$ is proposed.
In contrast with previously proposed combined circuits,
the proposed circuit does not depend on the irreducible polynomial
that defines the field
nor need to reverse the order of the coefficients of inputs and
output polynomials.
In the proposed combined circuit,
multiplication is based on MSB-first algorithm
and inversion is based on the extended Euclid's algorithm.
To share almost all hardware components of the circuit
for multiplication and inversion,
we combine these algorithms
by focusing similarity between those.
Since the degrees of reduction polynomials in
multiplication and inversion needs to be identical,
we modify the reduction polynomial of multiplication
to satisfy the condition.
Additionally, we adjust other variables to this modification.
The area of the proposed circuit has been estimated by
logic synthesis.
The area of the proposed circuit is about $40\%$ smaller
than the total area of ordinary multiplication circuit
and inversion circuit.
Keyword (in Japanese) (See Japanese page) 
(in English) Galois field / multiplication / inversion / extended Euclid's algorithm / / / /  
Reference Info. IEICE Tech. Rep., vol. 106, no. 549, VLD2006-142, pp. 13-18, March 2007.
Paper # VLD2006-142 
Date of Issue 2007-03-02 (VLD, ICD) 
ISSN Print edition: ISSN 0913-5685
Download PDF

Conference Information
Committee ICD VLD  
Conference Date 2007-03-07 - 2007-03-09 
Place (in Japanese) (See Japanese page) 
Place (in English) Mielparque Okinawa 
Topics (in Japanese) (See Japanese page) 
Topics (in English) System-on-silicon design techniques and related VLSs 
Paper Information
Registration To VLD 
Conference Code 2007-03-ICD-VLD 
Language Japanese 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) A Combined Circuit for Multiplication and Inversion in GF(2^m) Based on the Extended Euclid's Algorithm 
Sub Title (in English)  
Keyword(1) Galois field  
Keyword(2) multiplication  
Keyword(3) inversion  
Keyword(4) extended Euclid's algorithm  
Keyword(5)  
Keyword(6)  
Keyword(7)  
Keyword(8)  
1st Author's Name Katsuki Kobayashi  
1st Author's Affiliation Nagoya University (Nagoya Univ.)
2nd Author's Name Naofumi Takagi  
2nd Author's Affiliation Nagoya University (Nagoya Univ.)
3rd Author's Name  
3rd Author's Affiliation ()
4th Author's Name  
4th Author's Affiliation ()
5th Author's Name  
5th Author's Affiliation ()
6th Author's Name  
6th Author's Affiliation ()
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
21st Author's Name  
21st Author's Affiliation ()
22nd Author's Name  
22nd Author's Affiliation ()
23rd Author's Name  
23rd Author's Affiliation ()
24th Author's Name  
24th Author's Affiliation ()
25th Author's Name  
25th Author's Affiliation ()
26th Author's Name / /
26th Author's Affiliation ()
()
27th Author's Name / /
27th Author's Affiliation ()
()
28th Author's Name / /
28th Author's Affiliation ()
()
29th Author's Name / /
29th Author's Affiliation ()
()
30th Author's Name / /
30th Author's Affiliation ()
()
31st Author's Name / /
31st Author's Affiliation ()
()
32nd Author's Name / /
32nd Author's Affiliation ()
()
33rd Author's Name / /
33rd Author's Affiliation ()
()
34th Author's Name / /
34th Author's Affiliation ()
()
35th Author's Name / /
35th Author's Affiliation ()
()
36th Author's Name / /
36th Author's Affiliation ()
()
Speaker Author-1 
Date Time 2007-03-09 09:20:00 
Presentation Time 20 minutes 
Registration for VLD 
Paper # VLD2006-142, ICD2006-233 
Volume (vol) vol.106 
Number (no) no.549(VLD), no.552(ICD) 
Page pp.13-18 
#Pages
Date of Issue 2007-03-02 (VLD, ICD) 


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan