Information: Join today and make your research activities more affordable! Technical workshop participation fees and annual registration fees are available at member rates.
Notice: [Important] Announcement of Changes to Registration Fee Payment and Manuscript Upload Procedures for IEICE Technical Meetings
IEICE Technical Committee Submission System
Conference Paper's Information
Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2007-03-09 09:00
Effect of the Number of Wiring Layers on the Chip Area of Multipliers
Hirotaka Kawashima, Naofumi Takagi, Kazuyoshi Takagi (Nagoya Univ.)
Abstract (in Japanese) (See Japanese page) 
(in English) The number of metal layers usable for wiring is increasing because of the progress of manufacturing technologies of VLSI.
The amount of interconnections which are wired above cells increases according to the increases of wiring layers.
Since the area for interconnections is reduced, circuits can be designed with smaller area.

Multiplication is one of the basic arithmetic operations
and many ASICs have multipliers.
Multipliers occupy large area in ASICs
and the size and the manufacturing cost of ASICs is effected by the area of multipliers.

We have designed multipliers using various implementation,
and have investigated the effect of the number of wiring layers on the chip area of multipliers.
Keyword (in Japanese) (See Japanese page) 
(in English) multiplier / multilayer interconnection / wiring layer / circuit area / / / /  
Reference Info. IEICE Tech. Rep., vol. 106, no. 549, VLD2006-141, pp. 7-11, March 2007.
Paper # VLD2006-141 
Date of Issue 2007-03-02 (VLD, ICD) 
ISSN Print edition: ISSN 0913-5685
Download PDF

Conference Information
Committee ICD VLD  
Conference Date 2007-03-07 - 2007-03-09 
Place (in Japanese) (See Japanese page) 
Place (in English) Mielparque Okinawa 
Topics (in Japanese) (See Japanese page) 
Topics (in English) System-on-silicon design techniques and related VLSs 
Paper Information
Registration To VLD 
Conference Code 2007-03-ICD-VLD 
Language Japanese 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) Effect of the Number of Wiring Layers on the Chip Area of Multipliers 
Sub Title (in English)  
Keyword(1) multiplier  
Keyword(2) multilayer interconnection  
Keyword(3) wiring layer  
Keyword(4) circuit area  
Keyword(5)  
Keyword(6)  
Keyword(7)  
Keyword(8)  
1st Author's Name Hirotaka Kawashima  
1st Author's Affiliation Nagoya University (Nagoya Univ.)
2nd Author's Name Naofumi Takagi  
2nd Author's Affiliation Nagoya University (Nagoya Univ.)
3rd Author's Name Kazuyoshi Takagi  
3rd Author's Affiliation Nagoya University (Nagoya Univ.)
4th Author's Name  
4th Author's Affiliation ()
5th Author's Name  
5th Author's Affiliation ()
6th Author's Name  
6th Author's Affiliation ()
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
21st Author's Name  
21st Author's Affiliation ()
22nd Author's Name  
22nd Author's Affiliation ()
23rd Author's Name  
23rd Author's Affiliation ()
24th Author's Name  
24th Author's Affiliation ()
25th Author's Name  
25th Author's Affiliation ()
26th Author's Name / /
26th Author's Affiliation ()
()
27th Author's Name / /
27th Author's Affiliation ()
()
28th Author's Name / /
28th Author's Affiliation ()
()
29th Author's Name / /
29th Author's Affiliation ()
()
30th Author's Name / /
30th Author's Affiliation ()
()
31st Author's Name / /
31st Author's Affiliation ()
()
32nd Author's Name / /
32nd Author's Affiliation ()
()
33rd Author's Name / /
33rd Author's Affiliation ()
()
34th Author's Name / /
34th Author's Affiliation ()
()
35th Author's Name / /
35th Author's Affiliation ()
()
36th Author's Name / /
36th Author's Affiliation ()
()
Speaker Author-1 
Date Time 2007-03-09 09:00:00 
Presentation Time 20 minutes 
Registration for VLD 
Paper # VLD2006-141, ICD2006-232 
Volume (vol) vol.106 
Number (no) no.549(VLD), no.552(ICD) 
Page pp.7-11 
#Pages
Date of Issue 2007-03-02 (VLD, ICD) 


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan