IEICE Technical Committee Submission System
Conference Paper's Information
Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2008-10-31 14:30
Optimization method of data communication PEs for Massively Parallel SIMD processor
Sumio Hirota, Akihiro Kodama, Masahiro Iida, Toshinori Sueyoshi (Kumamoto Univ.) CPSY2008-33
Abstract (in Japanese) (See Japanese page) 
(in English) The MX core is a massively parallel SIMD (Single Instruction Multiple Data) processor based on fine-grained 1,024 PEs (Processing Elements).
This is developed by Renesas technology corp.,
achieves high performance for multimedia processing. However,The data communication between PEs is regularly,so all data only move
same direction and distance. This is factor of the lower performance.This paper describes
a path planning efficiency method for SIMD controlled data communication with MX core architecture.
We evaluate the communication frequencies of each different number of data using some data communication patterns.
Keyword (in Japanese) (See Japanese page) 
(in English) MX core / SIMD / data communication / / / / /  
Reference Info. IEICE Tech. Rep., vol. 108, no. 273, CPSY2008-33, pp. 23-28, Oct. 2008.
Paper # CPSY2008-33 
Date of Issue 2008-10-24 (CPSY) 
ISSN Print edition: ISSN 0913-5685    Online edition: ISSN 2432-6380
Copyright
and
reproduction
All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)
Download PDF CPSY2008-33

Conference Information
Committee CPSY  
Conference Date 2008-10-31 - 2008-10-31 
Place (in Japanese) (See Japanese page) 
Place (in English) Hiroshima City Univ. 
Topics (in Japanese) (See Japanese page) 
Topics (in English) Advanced Computer System Technologies, etc. 
Paper Information
Registration To CPSY 
Conference Code 2008-10-CPSY 
Language Japanese 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) Optimization method of data communication PEs for Massively Parallel SIMD processor 
Sub Title (in English)  
Keyword(1) MX core  
Keyword(2) SIMD  
Keyword(3) data communication  
Keyword(4)  
Keyword(5)  
Keyword(6)  
Keyword(7)  
Keyword(8)  
1st Author's Name Sumio Hirota  
1st Author's Affiliation Kumamoto University (Kumamoto Univ.)
2nd Author's Name Akihiro Kodama  
2nd Author's Affiliation Kumamoto University (Kumamoto Univ.)
3rd Author's Name Masahiro Iida  
3rd Author's Affiliation Kumamoto University (Kumamoto Univ.)
4th Author's Name Toshinori Sueyoshi  
4th Author's Affiliation Kumamoto University (Kumamoto Univ.)
5th Author's Name  
5th Author's Affiliation ()
6th Author's Name  
6th Author's Affiliation ()
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
Speaker Author-1 
Date Time 2008-10-31 14:30:00 
Presentation Time 30 minutes 
Registration for CPSY 
Paper # CPSY2008-33 
Volume (vol) vol.108 
Number (no) no.273 
Page pp.23-28 
#Pages
Date of Issue 2008-10-24 (CPSY) 


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan