Paper Abstract and Keywords |
Presentation |
2009-01-29 14:45
A Proposal of the Computer Architecture for Numbers of Arbitrary Word Length Shohei Hashimoto, Yuta Totsuka, Masamichi Makino, Hikaru Yasuda, Tsugio Nakamura, Narito Fuyutsume, Hiroshi Kasahara (Tokyo Denki Univ.) VLD2008-102 CPSY2008-64 RECONF2008-66 |
Abstract |
(in Japanese) |
(See Japanese page) |
(in English) |
We propose a computer architecture for numbers of arbitrary word length with unlimited processing data length. In this design, we developed some original calculation methods using the clocks with different frequencies, and the multi-bus system for efficient processing and speedup. Two ALUs with different word length are also for the same purpose. We carried out experiments on a prototype system on FPGA and confirmed the proper behavior. |
Keyword |
(in Japanese) |
(See Japanese page) |
(in English) |
numbers of arbitrary word length / multi-bus system / computer architecture / scalable operation / / / / |
Reference Info. |
IEICE Tech. Rep., vol. 108, no. 413, CPSY2008-64, pp. 63-68, Jan. 2009. |
Paper # |
CPSY2008-64 |
Date of Issue |
2009-01-22 (VLD, CPSY, RECONF) |
ISSN |
Print edition: ISSN 0913-5685 Online edition: ISSN 2432-6380 |
Copyright and reproduction |
All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034) |
Download PDF |
VLD2008-102 CPSY2008-64 RECONF2008-66 |
|