Paper Abstract and Keywords |
Presentation |
2009-08-05 11:15
* Yu Kojima (Keio Univ.), Hiroki Matsutani (Univ. of Tokyo), Michihiro Koibuchi (NII), Hideharu Amano (Keio Univ.) CPSY2009-24 |
Abstract |
(in Japanese) |
(See Japanese page) |
(in English) |
We evaluate and propose a low-power method based on error-tolerant techniques in order to reduce the supply voltage while maintaining the error rate on Network-on-Chip (NoC). This method aims to optimize the power consumptoin of NoC by dynamically selecting the best error-tolerant technique. Evaluation results show that the error detection/correction techniques minimize the number of retransmitted packets due to soft errors, and this reduces 40\% of the energy for sending a flit. In addition, applying a high-reliable error detection/correction technique to control information of a flit is efficient only when an error rate is high. |
Keyword |
(in Japanese) |
(See Japanese page) |
(in English) |
Network-on-Chip(NoC) / Fault tolerant / Soft error / Crosstalk / / / / |
Reference Info. |
IEICE Tech. Rep., vol. 109, no. 168, CPSY2009-24, pp. 85-90, Aug. 2009. |
Paper # |
CPSY2009-24 |
Date of Issue |
2009-07-28 (CPSY) |
ISSN |
Print edition: ISSN 0913-5685 Online edition: ISSN 2432-6380 |
Copyright and reproduction |
All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034) |
Download PDF |
CPSY2009-24 |
Conference Information |
Committee |
CPSY DC |
Conference Date |
2009-08-04 - 2009-08-05 |
Place (in Japanese) |
(See Japanese page) |
Place (in English) |
|
Topics (in Japanese) |
(See Japanese page) |
Topics (in English) |
|
Paper Information |
Registration To |
CPSY |
Conference Code |
2009-08-CPSY-DC |
Language |
Japanese |
Title (in Japanese) |
(See Japanese page) |
Sub Title (in Japanese) |
(See Japanese page) |
Title (in English) |
* |
Sub Title (in English) |
|
Keyword(1) |
Network-on-Chip(NoC) |
Keyword(2) |
Fault tolerant |
Keyword(3) |
Soft error |
Keyword(4) |
Crosstalk |
Keyword(5) |
|
Keyword(6) |
|
Keyword(7) |
|
Keyword(8) |
|
1st Author's Name |
Yu Kojima |
1st Author's Affiliation |
Keio University (Keio Univ.) |
2nd Author's Name |
Hiroki Matsutani |
2nd Author's Affiliation |
University of Tokyo (Univ. of Tokyo) |
3rd Author's Name |
Michihiro Koibuchi |
3rd Author's Affiliation |
National Institute of Informatics (NII) |
4th Author's Name |
Hideharu Amano |
4th Author's Affiliation |
Keio University (Keio Univ.) |
5th Author's Name |
|
5th Author's Affiliation |
() |
6th Author's Name |
|
6th Author's Affiliation |
() |
7th Author's Name |
|
7th Author's Affiliation |
() |
8th Author's Name |
|
8th Author's Affiliation |
() |
9th Author's Name |
|
9th Author's Affiliation |
() |
10th Author's Name |
|
10th Author's Affiliation |
() |
11th Author's Name |
|
11th Author's Affiliation |
() |
12th Author's Name |
|
12th Author's Affiliation |
() |
13th Author's Name |
|
13th Author's Affiliation |
() |
14th Author's Name |
|
14th Author's Affiliation |
() |
15th Author's Name |
|
15th Author's Affiliation |
() |
16th Author's Name |
|
16th Author's Affiliation |
() |
17th Author's Name |
|
17th Author's Affiliation |
() |
18th Author's Name |
|
18th Author's Affiliation |
() |
19th Author's Name |
|
19th Author's Affiliation |
() |
20th Author's Name |
|
20th Author's Affiliation |
() |
Speaker |
Author-1 |
Date Time |
2009-08-05 11:15:00 |
Presentation Time |
30 minutes |
Registration for |
CPSY |
Paper # |
CPSY2009-24 |
Volume (vol) |
vol.109 |
Number (no) |
no.168 |
Page |
pp.85-90 |
#Pages |
6 |
Date of Issue |
2009-07-28 (CPSY) |
|