Information: Join today and make your research activities more affordable! Technical workshop participation fees and annual registration fees are available at member rates.
Notice: [Important] Announcement of Changes to Registration Fee Payment and Manuscript Upload Procedures for IEICE Technical Meetings
IEICE Technical Committee Submission System
Conference Paper's Information		 Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2009-09-29 13:10
An Multi-rate LDPC decoder system on FPGA
Xiongxin Zhao, Zhixiang Chen, Xiao Peng, Satoshi Goto (Waseda Univ.) IT2009-32
Abstract (in Japanese) (See Japanese page) 
(in English) This paper presents a novel early termination (ET) scheme for layered Low-density Parity-check (LDPC) code decoding. The proposed scheme has better BER performance compared to the early works. It improves BER performance by at least 0.2 dB. A case study using an 802.16e LDPC code and our proposed ET scheme on FPGA is also presented in this paper.
Keyword (in Japanese) (See Japanese page) 
(in English) LDPC / Early Termination / FPGA / / / / /  
Reference Info. IEICE Tech. Rep., vol. 109, no. 212, IT2009-32, pp. 1-4, Sept. 2009.
Paper # IT2009-32 
Date of Issue 2009-09-22 (IT) 
ISSN Print edition: ISSN 0913-5685    Online edition: ISSN 2432-6380
Copyright
and
reproduction		 All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)
Download PDF IT2009-32

Conference Information
Committee IT  
Conference Date 2009-09-29 - 2009-09-30 
Place (in Japanese) (See Japanese page) 
Place (in English) Sophia Univ. 
Topics (in Japanese) (See Japanese page) 
Topics (in English) LDPC codes, general 
Paper Information
Registration To IT 
Conference Code 2009-09-IT 
Language English 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) An Multi-rate LDPC decoder system on FPGA 
Sub Title (in English)  
Keyword(1) LDPC  
Keyword(2) Early Termination  
Keyword(3) FPGA  
Keyword(4)  
Keyword(5)  
Keyword(6)  
Keyword(7)  
Keyword(8)  
1st Author's Name Xiongxin Zhao  
1st Author's Affiliation Graduate school of IPS, Waseda University (Waseda Univ.)
2nd Author's Name Zhixiang Chen  
2nd Author's Affiliation Graduate school of IPS, Waseda University (Waseda Univ.)
3rd Author's Name Xiao Peng  
3rd Author's Affiliation Graduate school of IPS, Waseda University (Waseda Univ.)
4th Author's Name Satoshi Goto  
4th Author's Affiliation Graduate school of IPS, Waseda University (Waseda Univ.)
5th Author's Name  
5th Author's Affiliation ()
6th Author's Name  
6th Author's Affiliation ()
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
21st Author's Name  
21st Author's Affiliation ()
22nd Author's Name  
22nd Author's Affiliation ()
23rd Author's Name  
23rd Author's Affiliation ()
24th Author's Name  
24th Author's Affiliation ()
25th Author's Name  
25th Author's Affiliation ()
26th Author's Name / /
26th Author's Affiliation ()
()
27th Author's Name / /
27th Author's Affiliation ()
()
28th Author's Name / /
28th Author's Affiliation ()
()
29th Author's Name / /
29th Author's Affiliation ()
()
30th Author's Name / /
30th Author's Affiliation ()
()
31st Author's Name / /
31st Author's Affiliation ()
()
32nd Author's Name / /
32nd Author's Affiliation ()
()
33rd Author's Name / /
33rd Author's Affiliation ()
()
34th Author's Name / /
34th Author's Affiliation ()
()
35th Author's Name / /
35th Author's Affiliation ()
()
36th Author's Name / /
36th Author's Affiliation ()
()
Speaker Author-1 
Date Time 2009-09-29 13:10:00 
Presentation Time 25 minutes 
Registration for IT 
Paper # IT2009-32 
Volume (vol) vol.109 
Number (no) no.212 
Page pp.1-4 
#Pages 4 
Date of Issue 2009-09-22 (IT) 

[Return to Top Page]

[Return to IEICE Web Page]
The Institute of Electronics, Information and Communication Engineers (IEICE), Japan