Information: Join today and make your research activities more affordable! Technical workshop participation fees and annual registration fees are available at member rates.
Notice: [Important] Announcement of Changes to Registration Fee Payment and Manuscript Upload Procedures for IEICE Technical Meetings
IEICE Technical Committee Submission System
Conference Paper's Information		 Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2009-10-02 17:25
A fully-integrated clock reference generator with frequency-locked loop
Ken Ueno, Tetsuya Asai, Yoshihito Amemiya (Hokkaido Univ.) ICD2009-61
Abstract (in Japanese) (See Japanese page) 
(in English) A temperature- and supply-independent clock generator has been developed using 0.35-um CMOS technology. This generator is based on a simple frequency-locked loop technique and can be implemented monolithically without using LC resonant circuits, quartz resonators, and MEMS oscillators. A sample device that is tunable over a wide frequency range of 2-100 MHz was designed and fabricated. It showed a temperature coefficient of 90 ppm/degC, a line regulation of 4%/V, and a power dissipation of 180 uW, at a frequency of 30 MHz. The process sensitivity (sigma/mu) was 2.7%. This clock generator can be used as an on-chip reference clock circuit.
Keyword (in Japanese) (See Japanese page) 
(in English) CMOS / Reference clock / Oscillator / Frequency-locked loop / Fully-integrated / Temperature dependence / Low power /  
Reference Info. IEICE Tech. Rep., vol. 109, no. 214, ICD2009-61, pp. 159-164, Oct. 2009.
Paper # ICD2009-61 
Date of Issue 2009-09-24 (ICD) 
ISSN Print edition: ISSN 0913-5685    Online edition: ISSN 2432-6380
Copyright
and
reproduction		 All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)
Download PDF ICD2009-61

Conference Information
Committee ICD ITE-IST  
Conference Date 2009-10-01 - 2009-10-02 
Place (in Japanese) (See Japanese page) 
Place (in English) CIC Tokyo (Tamachi) 
Topics (in Japanese) (See Japanese page) 
Topics (in English) Analog, Mixed analog and digital, RF, and sensor interface circuitry 
Paper Information
Registration To ICD 
Conference Code 2009-10-ICD-IST 
Language Japanese 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) A fully-integrated clock reference generator with frequency-locked loop 
Sub Title (in English)  
Keyword(1) CMOS  
Keyword(2) Reference clock  
Keyword(3) Oscillator  
Keyword(4) Frequency-locked loop  
Keyword(5) Fully-integrated  
Keyword(6) Temperature dependence  
Keyword(7) Low power  
Keyword(8)  
1st Author's Name Ken Ueno  
1st Author's Affiliation Hokkaido Univeristy (Hokkaido Univ.)
2nd Author's Name Tetsuya Asai  
2nd Author's Affiliation Hokkaido Univeristy (Hokkaido Univ.)
3rd Author's Name Yoshihito Amemiya  
3rd Author's Affiliation Hokkaido Univeristy (Hokkaido Univ.)
4th Author's Name  
4th Author's Affiliation ()
5th Author's Name  
5th Author's Affiliation ()
6th Author's Name  
6th Author's Affiliation ()
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
21st Author's Name  
21st Author's Affiliation ()
22nd Author's Name  
22nd Author's Affiliation ()
23rd Author's Name  
23rd Author's Affiliation ()
24th Author's Name  
24th Author's Affiliation ()
25th Author's Name  
25th Author's Affiliation ()
26th Author's Name / /
26th Author's Affiliation ()
()
27th Author's Name / /
27th Author's Affiliation ()
()
28th Author's Name / /
28th Author's Affiliation ()
()
29th Author's Name / /
29th Author's Affiliation ()
()
30th Author's Name / /
30th Author's Affiliation ()
()
31st Author's Name / /
31st Author's Affiliation ()
()
32nd Author's Name / /
32nd Author's Affiliation ()
()
33rd Author's Name / /
33rd Author's Affiliation ()
()
34th Author's Name / /
34th Author's Affiliation ()
()
35th Author's Name / /
35th Author's Affiliation ()
()
36th Author's Name / /
36th Author's Affiliation ()
()
Speaker Author-1 
Date Time 2009-10-02 17:25:00 
Presentation Time 25 minutes 
Registration for ICD 
Paper # ICD2009-61 
Volume (vol) vol.109 
Number (no) no.214 
Page pp.159-164 
#Pages 6 
Date of Issue 2009-09-24 (ICD) 

[Return to Top Page]

[Return to IEICE Web Page]
The Institute of Electronics, Information and Communication Engineers (IEICE), Japan