IEICE Technical Committee Submission System
Conference Paper's Information
Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2009-12-14 13:30
[Poster Presentation] Design Technology of stacked NAND type MRAM
Shouto Tamai, Shigeyoshi Watanabe (Shonan Inst. of Tech.) ICD2009-79 Link to ES Tech. Rep. Archives: ICD2009-79
Abstract (in Japanese) (See Japanese page) 
(in English) Design technology of stacked type MRAM using spin transistor has been described. Using 64 layer level cell structure featured by surrounded write bit line. Fast and low cost memory competitive to conventional NAND flash memory will be achieved.
Keyword (in Japanese) (See Japanese page) 
(in English) Non-volatile memory / MRAM / stacked structure / Spin transistor / / / /  
Reference Info. IEICE Tech. Rep., vol. 109, no. 336, ICD2009-79, pp. 19-23, Dec. 2009.
Paper # ICD2009-79 
Date of Issue 2009-12-07 (ICD) 
ISSN Print edition: ISSN 0913-5685    Online edition: ISSN 2432-6380
Copyright
and
reproduction
All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)
Download PDF ICD2009-79 Link to ES Tech. Rep. Archives: ICD2009-79

Conference Information
Committee ICD  
Conference Date 2009-12-14 - 2009-12-15 
Place (in Japanese) (See Japanese page) 
Place (in English) Shizuoka University (Hamamatsu) 
Topics (in Japanese) (See Japanese page) 
Topics (in English)  
Paper Information
Registration To ICD 
Conference Code 2009-12-ICD 
Language Japanese 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) Design Technology of stacked NAND type MRAM 
Sub Title (in English)  
Keyword(1) Non-volatile memory  
Keyword(2) MRAM  
Keyword(3) stacked structure  
Keyword(4) Spin transistor  
Keyword(5)  
Keyword(6)  
Keyword(7)  
Keyword(8)  
1st Author's Name Shouto Tamai  
1st Author's Affiliation Shonan Institute of Technology (Shonan Inst. of Tech.)
2nd Author's Name Shigeyoshi Watanabe  
2nd Author's Affiliation Shonan Institute of Technology (Shonan Inst. of Tech.)
3rd Author's Name  
3rd Author's Affiliation ()
4th Author's Name  
4th Author's Affiliation ()
5th Author's Name  
5th Author's Affiliation ()
6th Author's Name  
6th Author's Affiliation ()
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
Speaker Author-1 
Date Time 2009-12-14 13:30:00 
Presentation Time 190 minutes 
Registration for ICD 
Paper # ICD2009-79 
Volume (vol) vol.109 
Number (no) no.336 
Page pp.19-23 
#Pages
Date of Issue 2009-12-07 (ICD) 


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan