Information: Join today and make your research activities more affordable! Technical workshop participation fees and annual registration fees are available at member rates.
Notice: [Important] Announcement of Changes to Registration Fee Payment and Manuscript Upload Procedures for IEICE Technical Meetings
IEICE Technical Committee Submission System
Conference Paper's Information		 Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2010-01-18 14:15
A study of the timing mechanism in a cerebellar network model implemented on FPGA
Kanako Matsuno (UEC), Takeru Honda (UEC/RIKEN), Hideaki Manabe (UEC), Shigeru Tanaka (UEC/RIKEN), Tetsuro Nishino (UEC) NC2009-72
Abstract (in Japanese) (See Japanese page) 
(in English) A cerebellar network model has been proposed previously,
in which the passage of time can be represented based on the non-recurrence of a temporal sequence of active
granule cell populations. In this study, we modified this model for its implementation on FPGA, a type of Field
Programmable LSI. The dynamics of the modified model showed that a sequence of active cell
populations changed to another for a change of external stimuli. After learning of several timings
for each of different external stimuli, the model represented all the timings without additional memory devices.
We also designed a practical circuit for the model on FPGA and found that the circuit can work on a real
time basis using a commercially available FPGA.
Keyword (in Japanese) (See Japanese page) 
(in English) hardware / LSI / cerebellum / learning timing / neural network / / /  
Reference Info. IEICE Tech. Rep., vol. 109, no. 363, NC2009-72, pp. 7-12, Jan. 2010.
Paper # NC2009-72 
Date of Issue 2010-01-11 (NC) 
ISSN Print edition: ISSN 0913-5685    Online edition: ISSN 2432-6380
Copyright
and
reproduction		 All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)
Download PDF NC2009-72

Conference Information
Committee NC  
Conference Date 2010-01-18 - 2010-01-19 
Place (in Japanese) (See Japanese page) 
Place (in English) Hyakunen-Kinen in Hokkaido University 
Topics (in Japanese) (See Japanese page) 
Topics (in English) Biomimetic information systems, Machine Learning 
Paper Information
Registration To NC 
Conference Code 2010-01-NC 
Language Japanese 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) A study of the timing mechanism in a cerebellar network model implemented on FPGA 
Sub Title (in English)  
Keyword(1) hardware  
Keyword(2) LSI  
Keyword(3) cerebellum  
Keyword(4) learning timing  
Keyword(5) neural network  
Keyword(6)  
Keyword(7)  
Keyword(8)  
1st Author's Name Kanako Matsuno  
1st Author's Affiliation The University of Electro-Communications (UEC)
2nd Author's Name Takeru Honda  
2nd Author's Affiliation The University of Electro-Communications/RIKEN Brain Science Institute (UEC/RIKEN)
3rd Author's Name Hideaki Manabe  
3rd Author's Affiliation The University of Electro-Communications (UEC)
4th Author's Name Shigeru Tanaka  
4th Author's Affiliation The University of Electro-Communications/RIKEN Brain Science Institute (UEC/RIKEN)
5th Author's Name Tetsuro Nishino  
5th Author's Affiliation The University of Electro-Communications (UEC)
6th Author's Name  
6th Author's Affiliation ()
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
21st Author's Name  
21st Author's Affiliation ()
22nd Author's Name  
22nd Author's Affiliation ()
23rd Author's Name  
23rd Author's Affiliation ()
24th Author's Name  
24th Author's Affiliation ()
25th Author's Name  
25th Author's Affiliation ()
26th Author's Name / /
26th Author's Affiliation ()
()
27th Author's Name / /
27th Author's Affiliation ()
()
28th Author's Name / /
28th Author's Affiliation ()
()
29th Author's Name / /
29th Author's Affiliation ()
()
30th Author's Name / /
30th Author's Affiliation ()
()
31st Author's Name / /
31st Author's Affiliation ()
()
32nd Author's Name / /
32nd Author's Affiliation ()
()
33rd Author's Name / /
33rd Author's Affiliation ()
()
34th Author's Name / /
34th Author's Affiliation ()
()
35th Author's Name / /
35th Author's Affiliation ()
()
36th Author's Name / /
36th Author's Affiliation ()
()
Speaker Author-1 
Date Time 2010-01-18 14:15:00 
Presentation Time 25 minutes 
Registration for NC 
Paper # NC2009-72 
Volume (vol) vol.109 
Number (no) no.363 
Page pp.7-12 
#Pages 6 
Date of Issue 2010-01-11 (NC) 

[Return to Top Page]

[Return to IEICE Web Page]
The Institute of Electronics, Information and Communication Engineers (IEICE), Japan