Information: Join today and make your research activities more affordable! Technical workshop participation fees and annual registration fees are available at member rates.
Notice: [Important] Announcement of Changes to Registration Fee Payment and Manuscript Upload Procedures for IEICE Technical Meetings
IEICE Technical Committee Submission System
Conference Paper's Information
Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2010-01-28 15:25
Suppression of Power-supply-voltage Fluctuation on System LSIs using Power Gating technique
Ken-ichi Kawasaki, Koichi Nakayama, Satoshi Tanabe, Hisanori Fujisawa (Fujitsu Lab.) CAS2009-69
Abstract (in Japanese) (See Japanese page) 
(in English) A power gating technique minimizing the area overhead of power switches was developed for low power SOCs.
The amount of essential power switches to deliver power supply to a circuit is preliminarily divided to plural cluster of power switches. The appropriate values including the amount of power switches and the time turning on power switches in each cluster are determined using this technique to suppress the power-supply-voltage fluctuation when power switches are turned on.
We applied this technique to a trial LSI fabricated in 65-nm CMOS technology and measured the actual power-supply-voltage fluctuation. When the power switches on the 2.7 million gate scale circuit were turned on, the fluctuation was suppressed to less than 2mV even without additional power switches.
Keyword (in Japanese) (See Japanese page) 
(in English) Power Gating / Leakage Current / Power Switch / Rush Current / / / /  
Reference Info. IEICE Tech. Rep., vol. 109, no. 396, CAS2009-69, pp. 31-36, Jan. 2010.
Paper # CAS2009-69 
Date of Issue 2010-01-21 (CAS) 
ISSN Print edition: ISSN 0913-5685    Online edition: ISSN 2432-6380
Copyright
and
reproduction
All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)
Download PDF CAS2009-69

Conference Information
Committee CAS  
Conference Date 2010-01-28 - 2010-01-29 
Place (in Japanese) (See Japanese page) 
Place (in English) Kyoudai-Kaikan Bldg. 
Topics (in Japanese) (See Japanese page) 
Topics (in English)  
Paper Information
Registration To CAS 
Conference Code 2010-01-CAS 
Language Japanese 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) Suppression of Power-supply-voltage Fluctuation on System LSIs using Power Gating technique 
Sub Title (in English)  
Keyword(1) Power Gating  
Keyword(2) Leakage Current  
Keyword(3) Power Switch  
Keyword(4) Rush Current  
Keyword(5)  
Keyword(6)  
Keyword(7)  
Keyword(8)  
1st Author's Name Ken-ichi Kawasaki  
1st Author's Affiliation Fujitsu Laboratories (Fujitsu Lab.)
2nd Author's Name Koichi Nakayama  
2nd Author's Affiliation Fujitsu Laboratories (Fujitsu Lab.)
3rd Author's Name Satoshi Tanabe  
3rd Author's Affiliation Fujitsu Laboratories (Fujitsu Lab.)
4th Author's Name Hisanori Fujisawa  
4th Author's Affiliation Fujitsu Laboratories (Fujitsu Lab.)
5th Author's Name  
5th Author's Affiliation ()
6th Author's Name  
6th Author's Affiliation ()
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
21st Author's Name  
21st Author's Affiliation ()
22nd Author's Name  
22nd Author's Affiliation ()
23rd Author's Name  
23rd Author's Affiliation ()
24th Author's Name  
24th Author's Affiliation ()
25th Author's Name  
25th Author's Affiliation ()
26th Author's Name / /
26th Author's Affiliation ()
()
27th Author's Name / /
27th Author's Affiliation ()
()
28th Author's Name / /
28th Author's Affiliation ()
()
29th Author's Name / /
29th Author's Affiliation ()
()
30th Author's Name / /
30th Author's Affiliation ()
()
31st Author's Name / /
31st Author's Affiliation ()
()
32nd Author's Name / /
32nd Author's Affiliation ()
()
33rd Author's Name / /
33rd Author's Affiliation ()
()
34th Author's Name / /
34th Author's Affiliation ()
()
35th Author's Name / /
35th Author's Affiliation ()
()
36th Author's Name / /
36th Author's Affiliation ()
()
Speaker Author-1 
Date Time 2010-01-28 15:25:00 
Presentation Time 25 minutes 
Registration for CAS 
Paper # CAS2009-69 
Volume (vol) vol.109 
Number (no) no.396 
Page pp.31-36 
#Pages
Date of Issue 2010-01-21 (CAS) 


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan