IEICE Technical Committee Submission System
Conference Paper's Information
Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2010-06-25 15:15
A test pattern matching method on BAST architecture using don't care identification for the detection of random pattern resistant faults
Yun Chen, Toshinori Hosokawa (Nihon Univ.), Masayoshi Yoshimura (Kyushu Univ.) DC2010-11
Abstract (in Japanese) (See Japanese page) 
(in English) BAST is one of techniques which are combined ATPG and BIST to reduce the amount of test data while maintaining the high test quality. On BAST architecture, a bit-flipping technique is used to convert pseudo-random patterns to deterministic patterns. In this paper, we use a don’t care identification technique for random-pattern resistant faults which identifies unnecessary signal value to detect the fault set as don’t care bits. Random-pattern resistant faults are defined that those detection time by a given test pattern set is equal or less than N. We propose a method of mapping between a pseudo-random pattern set and a deterministic pattern set for random-pattern resistant faults to which don’t care identification technique is applied. We also evaluate the relationship among the number of random-pattern resistant faults, the number of don’t care bits, the number of undetected faults, the number of bit-flips, and test application time for ITC’99 benchmark circuits.
Keyword (in Japanese) (See Japanese page) 
(in English) BAST Architecture / don’t care Identification / bit flipping reduction / random-pattern resistant faults / / / /  
Reference Info. IEICE Tech. Rep., vol. 110, no. 106, DC2010-11, pp. 19-24, June 2010.
Paper # DC2010-11 
Date of Issue 2010-06-18 (DC) 
ISSN Print edition: ISSN 0913-5685    Online edition: ISSN 2432-6380
Copyright
and
reproduction
All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)
Download PDF DC2010-11

Conference Information
Committee DC  
Conference Date 2010-06-25 - 2010-06-25 
Place (in Japanese) (See Japanese page) 
Place (in English) Kikai-Shinko-Kaikan Bldg. 
Topics (in Japanese) (See Japanese page) 
Topics (in English)  
Paper Information
Registration To DC 
Conference Code 2010-06-DC 
Language Japanese 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) A test pattern matching method on BAST architecture using don't care identification for the detection of random pattern resistant faults 
Sub Title (in English)  
Keyword(1) BAST Architecture  
Keyword(2) don’t care Identification  
Keyword(3) bit flipping reduction  
Keyword(4) random-pattern resistant faults  
Keyword(5)  
Keyword(6)  
Keyword(7)  
Keyword(8)  
1st Author's Name Yun Chen  
1st Author's Affiliation Nihon University (Nihon Univ.)
2nd Author's Name Toshinori Hosokawa  
2nd Author's Affiliation Nihon University (Nihon Univ.)
3rd Author's Name Masayoshi Yoshimura  
3rd Author's Affiliation Kyushu University (Kyushu Univ.)
4th Author's Name  
4th Author's Affiliation ()
5th Author's Name  
5th Author's Affiliation ()
6th Author's Name  
6th Author's Affiliation ()
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
Speaker Author-1 
Date Time 2010-06-25 15:15:00 
Presentation Time 30 minutes 
Registration for DC 
Paper # DC2010-11 
Volume (vol) vol.110 
Number (no) no.106 
Page pp.19-24 
#Pages
Date of Issue 2010-06-18 (DC) 


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan