IEICE Technical Committee Submission System
Conference Paper's Information
Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2010-12-03 10:25
Networked hw/sw complex system and virtual hardware circuit of video codec
Hakaru Tamukoh, Masahiro Ariizumi, Nadav Bergstein, Masatoshi Sekine (TUAT) SIS2010-49
Abstract (in Japanese) (See Japanese page) 
(in English) In this paper, we describe a design example of a networked hw/sw complex system based on the hardware object model.
In the networked hw/sw complex system, a virtual hardware circuit is downloaded via network and is realized into an FPGA.
By implementing the virtual hardware circuit as the processing unit that executes a very large scale computing, we can develop high-performance hw/sw complex system which processes both of the speed of hardware and the flexibility of software.
In this paper, we develop two types of wavelet transfer based video codec to evaluate the networked hw/sw complex system.
Experimental results show that the proposed virtual hardware video codec is 25 times faster than the software implementation.
Besides, we succeed of downloading, remotely operating and realization of the virtual hardware circuit.
Keyword (in Japanese) (See Japanese page) 
(in English) networked hw/sw complex system / object oriented design / FPGA / digital hardware / video codec / / /  
Reference Info. IEICE Tech. Rep., vol. 110, no. 322, SIS2010-49, pp. 83-88, Dec. 2010.
Paper # SIS2010-49 
Date of Issue 2010-11-25 (SIS) 
ISSN Print edition: ISSN 0913-5685  Online edition: ISSN 2432-6380
All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)
Download PDF SIS2010-49

Conference Information
Committee SIS  
Conference Date 2010-12-02 - 2010-12-03 
Place (in Japanese) (See Japanese page) 
Place (in English)  
Topics (in Japanese) (See Japanese page) 
Topics (in English)  
Paper Information
Registration To SIS 
Conference Code 2010-12-SIS 
Language Japanese 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) Networked hw/sw complex system and virtual hardware circuit of video codec 
Sub Title (in English)  
Keyword(1) networked hw/sw complex system  
Keyword(2) object oriented design  
Keyword(3) FPGA  
Keyword(4) digital hardware  
Keyword(5) video codec  
1st Author's Name Hakaru Tamukoh  
1st Author's Affiliation Tokyo University of Agriculture and Technology (TUAT)
2nd Author's Name Masahiro Ariizumi  
2nd Author's Affiliation Tokyo University of Agriculture and Technology (TUAT)
3rd Author's Name Nadav Bergstein  
3rd Author's Affiliation Tokyo University of Agriculture and Technology (TUAT)
4th Author's Name Masatoshi Sekine  
4th Author's Affiliation Tokyo University of Agriculture and Technology (TUAT)
5th Author's Name  
5th Author's Affiliation ()
6th Author's Name  
6th Author's Affiliation ()
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
Speaker Author-1 
Date Time 2010-12-03 10:25:00 
Presentation Time 25 minutes 
Registration for SIS 
Paper # SIS2010-49 
Volume (vol) vol.110 
Number (no) no.322 
Page pp.83-88 
Date of Issue 2010-11-25 (SIS) 

[Return to Top Page]

[Return to IEICE Web Page]

The Institute of Electronics, Information and Communication Engineers (IEICE), Japan