IEICE Technical Committee Submission System
Conference Paper's Information
Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2011-10-20 14:25
A Spiking Neuron Device Consisting of Nanodisk Array Structures and CMOS Circuits
Haichao Liang, Takashi Morie, Yilai Sun (Kyutech), Makoto Igarashi, Seiji Samukawa (Tohoku Univ.) NC2011-66
Abstract (in Japanese) (See Japanese page) 
(in English) We propose an integrate-and-fire type spiking neuron device consisting of CMOS circuits and nanodisk array structures fabricated using a self-assembly process. In VLSI implementation of spiking neuron models, The performance of a neural network LSI chip strongly depends on the layout area and power consumption of the synapse circuit because the number of synapses is proportional to the square of the number of neurons in full-connected neural networks. In this research, we propose a spiking neuron device in which neuron and synapse parts are implemented by CMOS circuits and nanodisk array structures, respectively. Such nanostructures have possibility of realizing very small layout area and low power consumption. We have investigated the response characteristics of the synapse part using nanodisk array structures by single-electron circuit simulation. In this paper, we report the generation of post-synaptic potential and its control method. We also show an approach for realizing spiking neuron models with noise by using fluctuation of electron movement in nanostructures.
Keyword (in Japanese) (See Japanese page) 
(in English) spiking neuron / postsynaptic potential / nanodisk array structure / information processing utilizing / / / /  
Reference Info. IEICE Tech. Rep., vol. 111, no. 241, NC2011-66, pp. 125-129, Oct. 2011.
Paper # NC2011-66 
Date of Issue 2011-10-12 (NC) 
ISSN Print edition: ISSN 0913-5685    Online edition: ISSN 2432-6380
Copyright
and
reproduction
All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)
Download PDF NC2011-66

Conference Information
Committee NC  
Conference Date 2011-10-19 - 2011-10-20 
Place (in Japanese) (See Japanese page) 
Place (in English) Ohashi Campus, Kyushu Univ. 
Topics (in Japanese) (See Japanese page) 
Topics (in English) Implementation of neurocomputing, modeling for human science, and general 
Paper Information
Registration To NC 
Conference Code 2011-10-NC 
Language Japanese 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) A Spiking Neuron Device Consisting of Nanodisk Array Structures and CMOS Circuits 
Sub Title (in English)  
Keyword(1) spiking neuron  
Keyword(2) postsynaptic potential  
Keyword(3) nanodisk array structure  
Keyword(4) information processing utilizing  
Keyword(5)  
Keyword(6)  
Keyword(7)  
Keyword(8)  
1st Author's Name Haichao Liang  
1st Author's Affiliation Kyushu Institute of Technology (Kyutech)
2nd Author's Name Takashi Morie  
2nd Author's Affiliation Kyushu Institute of Technology (Kyutech)
3rd Author's Name Yilai Sun  
3rd Author's Affiliation Kyushu Institute of Technology (Kyutech)
4th Author's Name Makoto Igarashi  
4th Author's Affiliation Tohoku University (Tohoku Univ.)
5th Author's Name Seiji Samukawa  
5th Author's Affiliation Tohoku University (Tohoku Univ.)
6th Author's Name  
6th Author's Affiliation ()
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
Speaker Author-2 
Date Time 2011-10-20 14:25:00 
Presentation Time 25 minutes 
Registration for NC 
Paper # NC2011-66 
Volume (vol) vol.111 
Number (no) no.241 
Page pp.125-129 
#Pages
Date of Issue 2011-10-12 (NC) 


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan