Information: Join today and make your research activities more affordable! Technical workshop participation fees and annual registration fees are available at member rates.
Notice: [Important] Announcement of Changes to Registration Fee Payment and Manuscript Upload Procedures for IEICE Technical Meetings
IEICE Technical Committee Submission System
Conference Paper's Information		 Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2011-12-15 16:00
Memory Size Reduction Technique for Residual Error correction of a Direct Digital Synthesizer Using Piecewise-Linear Approximation
Kenichi Tajima, Kenji Kawakami (Mitsubishi Electric corp.) MW2011-130
Abstract (in Japanese) (See Japanese page) 
(in English) This paper presents a novel memory size reduction technique for residual error-correction of a direct digital synthesizer (DDS) using piecewise-linear approximation. In the phase-to-amplitude conversion circuit of the DDS, the phase data between 0 and 90 degrees is divided into two or more segments; and piecewise-linear approximation of a sine wave is performed. A residual error correction memory is used to reduce the residue error after piecewise-linear approximation. In order to reduce the size of this memory, we propose the standardized memory technique between segments. In this proposed technique, phase data which is equivalent to memory address is changed to optimum value according to each segment. Principle explanation and circuit configuration of the proposed technique are described. To verify the proposed method, we examine internal parameters and calculate the maximum spurious level at output of the phase-to-amplitude conversion circuit in the case of 8 segments. Comparison with the conventional technique which does not perform memory reduction shows the validity of a proposed technique. The proposed technique reduces the total size of memories to approximately 1/2^S.
Keyword (in Japanese) (See Japanese page) 
(in English) Direct digital synthesizer / Phase to amplitude conversion / Residue error / Spurious / Memory compression / / /  
Reference Info. IEICE Tech. Rep., vol. 111, no. 351, MW2011-130, pp. 27-31, Dec. 2011.
Paper # MW2011-130 
Date of Issue 2011-12-08 (MW) 
ISSN Print edition: ISSN 0913-5685    Online edition: ISSN 2432-6380
Copyright
and
reproduction		 All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)
Download PDF MW2011-130

Conference Information
Committee MW  
Conference Date 2011-12-15 - 2011-12-16 
Place (in Japanese) (See Japanese page) 
Place (in English) Yamaguchi University 
Topics (in Japanese) (See Japanese page) 
Topics (in English) Microwave Technologies 
Paper Information
Registration To MW 
Conference Code 2011-12-MW 
Language Japanese 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) Memory Size Reduction Technique for Residual Error correction of a Direct Digital Synthesizer Using Piecewise-Linear Approximation 
Sub Title (in English)  
Keyword(1) Direct digital synthesizer  
Keyword(2) Phase to amplitude conversion  
Keyword(3) Residue error  
Keyword(4) Spurious  
Keyword(5) Memory compression  
Keyword(6)  
Keyword(7)  
Keyword(8)  
1st Author's Name Kenichi Tajima  
1st Author's Affiliation Mitsubishi Electric corporation (Mitsubishi Electric corp.)
2nd Author's Name Kenji Kawakami  
2nd Author's Affiliation Mitsubishi Electric corporation (Mitsubishi Electric corp.)
3rd Author's Name  
3rd Author's Affiliation ()
4th Author's Name  
4th Author's Affiliation ()
5th Author's Name  
5th Author's Affiliation ()
6th Author's Name  
6th Author's Affiliation ()
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
21st Author's Name  
21st Author's Affiliation ()
22nd Author's Name  
22nd Author's Affiliation ()
23rd Author's Name  
23rd Author's Affiliation ()
24th Author's Name  
24th Author's Affiliation ()
25th Author's Name  
25th Author's Affiliation ()
26th Author's Name / /
26th Author's Affiliation ()
()
27th Author's Name / /
27th Author's Affiliation ()
()
28th Author's Name / /
28th Author's Affiliation ()
()
29th Author's Name / /
29th Author's Affiliation ()
()
30th Author's Name / /
30th Author's Affiliation ()
()
31st Author's Name / /
31st Author's Affiliation ()
()
32nd Author's Name / /
32nd Author's Affiliation ()
()
33rd Author's Name / /
33rd Author's Affiliation ()
()
34th Author's Name / /
34th Author's Affiliation ()
()
35th Author's Name / /
35th Author's Affiliation ()
()
36th Author's Name / /
36th Author's Affiliation ()
()
Speaker Author-1 
Date Time 2011-12-15 16:00:00 
Presentation Time 30 minutes 
Registration for MW 
Paper # MW2011-130 
Volume (vol) vol.111 
Number (no) no.351 
Page pp.27-31 
#Pages 5 
Date of Issue 2011-12-08 (MW) 

[Return to Top Page]

[Return to IEICE Web Page]
The Institute of Electronics, Information and Communication Engineers (IEICE), Japan