Information: Join today and make your research activities more affordable! Technical workshop participation fees and annual registration fees are available at member rates.
Notice: [Important] Announcement of Changes to Registration Fee Payment and Manuscript Upload Procedures for IEICE Technical Meetings
IEICE Technical Committee Submission System
Conference Paper's Information		 Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2011-12-16 17:10
Fault-tolerant Wormhole Switching with Partial Backtrack Capability
Hiroki Kanai, Masato Kitakami (Chiba Univ.) DC2011-75
Abstract (in Japanese) (See Japanese page) 
(in English) Since a parallel computer and Network-on-Chip (NoC) have many elements, their failure rate is high. Fault-tolerance is important for such systems, which sometimes have partial failure, to avoid system-down. Wormhole Switching is widely used switching and is weak to failure; and therefore, many fault-tolerant routing algorithm for Wormhole Switching have been proposed. Some conventional routing algorithm achieve low throughput because they have severe restriction to determine available nodes. This paper proposed fault-tolerant Wormhole Switching which has back-tracking capability and is suitable for flexible routing algorithm. Back-tracking is enabled by a copy of header flit, which investigates the network in advance. That is, back-tracking to the node where the copy header flit was generated is possible. Computer simulation says that for the network with 30 to 40% failure links, the throughput of the proposed method is higher than that of the conventional method.
Keyword (in Japanese) (See Japanese page) 
(in English) parallel computer / Network-on-Chip / switching / Wormhole / fault-tolerance / / /  
Reference Info. IEICE Tech. Rep., vol. 111, no. 362, DC2011-75, pp. 39-44, Dec. 2011.
Paper # DC2011-75 
Date of Issue 2011-12-09 (DC) 
ISSN Print edition: ISSN 0913-5685    Online edition: ISSN 2432-6380
Copyright
and
reproduction		 All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)
Download PDF DC2011-75

Conference Information
Committee DC  
Conference Date 2011-12-16 - 2011-12-16 
Place (in Japanese) (See Japanese page) 
Place (in English)  
Topics (in Japanese) (See Japanese page) 
Topics (in English) Safety, etc 
Paper Information
Registration To DC 
Conference Code 2011-12-DC 
Language Japanese 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) Fault-tolerant Wormhole Switching with Partial Backtrack Capability 
Sub Title (in English)  
Keyword(1) parallel computer  
Keyword(2) Network-on-Chip  
Keyword(3) switching  
Keyword(4) Wormhole  
Keyword(5) fault-tolerance  
Keyword(6)  
Keyword(7)  
Keyword(8)  
1st Author's Name Hiroki Kanai  
1st Author's Affiliation Chiba University (Chiba Univ.)
2nd Author's Name Masato Kitakami  
2nd Author's Affiliation Chiba University (Chiba Univ.)
3rd Author's Name  
3rd Author's Affiliation ()
4th Author's Name  
4th Author's Affiliation ()
5th Author's Name  
5th Author's Affiliation ()
6th Author's Name  
6th Author's Affiliation ()
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
21st Author's Name  
21st Author's Affiliation ()
22nd Author's Name  
22nd Author's Affiliation ()
23rd Author's Name  
23rd Author's Affiliation ()
24th Author's Name  
24th Author's Affiliation ()
25th Author's Name  
25th Author's Affiliation ()
26th Author's Name / /
26th Author's Affiliation ()
()
27th Author's Name / /
27th Author's Affiliation ()
()
28th Author's Name / /
28th Author's Affiliation ()
()
29th Author's Name / /
29th Author's Affiliation ()
()
30th Author's Name / /
30th Author's Affiliation ()
()
31st Author's Name / /
31st Author's Affiliation ()
()
32nd Author's Name / /
32nd Author's Affiliation ()
()
33rd Author's Name / /
33rd Author's Affiliation ()
()
34th Author's Name / /
34th Author's Affiliation ()
()
35th Author's Name / /
35th Author's Affiliation ()
()
36th Author's Name / /
36th Author's Affiliation ()
()
Speaker Author-1 
Date Time 2011-12-16 17:10:00 
Presentation Time 30 minutes 
Registration for DC 
Paper # DC2011-75 
Volume (vol) vol.111 
Number (no) no.362 
Page pp.39-44 
#Pages 6 
Date of Issue 2011-12-09 (DC) 

[Return to Top Page]

[Return to IEICE Web Page]
The Institute of Electronics, Information and Communication Engineers (IEICE), Japan