Paper Abstract and Keywords |
Presentation |
2012-03-03 13:00
Development of a FPGA based performance evaluation system for a Ultra-Android prototype Kenji Toda, Osamu Morikawa (AIST), Tomoyuki Morimoto, Michiya Hagimoto, Hiroyuki Uchida, Nobuyuki Hikichi, Yasumori Hibi, Yukoh Matsumoto (Tops Systems) CPSY2011-91 DC2011-95 |
Abstract |
(in Japanese) |
(See Japanese page) |
(in English) |
A performance evaluation system for Ultra-Android platform ,which achieves high performance and less energy consuming android apparatus by using heterogeneous multi-core technology, has developed. The evaluation system is implemented on our originally developed FPGA board and connected with another FPGA board where Ultra-Android runs via AMBA bus. The system is capable of measuring event processing times and response times to pre-defined key-input-sequences. Since software on the microprocessor board is not affected by the measuring and provides precise timing data, performance improvement, in particular real-time performance, is enhanced. |
Keyword |
(in Japanese) |
(See Japanese page) |
(in English) |
Ultra-Android / FPGA / Performance Evaluation / Heterogeneous Multi-Core / AMB A bus / Real-Time / / |
Reference Info. |
IEICE Tech. Rep., vol. 111, no. 461, CPSY2011-91, pp. 193-198, March 2012. |
Paper # |
CPSY2011-91 |
Date of Issue |
2012-02-24 (CPSY, DC) |
ISSN |
Print edition: ISSN 0913-5685 Online edition: ISSN 2432-6380 |
Copyright and reproduction |
All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034) |
Download PDF |
CPSY2011-91 DC2011-95 |
|