Information: Join today and make your research activities more affordable! Technical workshop participation fees and annual registration fees are available at member rates.
Notice: [Important] Announcement of Changes to Registration Fee Payment and Manuscript Upload Procedures for IEICE Technical Meetings
IEICE Technical Committee Submission System
Conference Paper's Information		 Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2012-07-19 10:45
Design of Circuits Controlling Dependence of Signal Propagation Time on Bias Voltage for Expanding the Operating Margin of SFQ Circuits
Mikio Otsubo, Yuki Yamanashi, Nobuyuki Yoshikawa (YNU) SCE2012-10
Abstract (in Japanese) (See Japanese page) 
(in English) Superconductive single flux quantum (SFQ) digital circuits can operate at a clock frequency of several tens GHz. However, the operating margin of the SFQ digital circuit decreases with increase of the operating frequency because timing error occurs at low bias voltage. In this study, a novel design method, which enables us to obtain wide operating margin at high operating frequency, has been investigated. In the proposed design method, timing error can be avoided by controlling dependences of signal propagation delay of Josephson transmission lines (JTLs) on the bias voltage. The proposed JTLs to control the dependence of propagation delay on the bias voltage has extra bias feeding line in addition to conventional bias feeding lines of the conventional JTLs. By adjusting resistance of the bias resistors in the extra bias feeding lines and the critical current of the Josephson junctions, the dependence of propagation delay on the bias voltage can be arbitrarily adjusted and we can avoid timing error occurs at low bias region. In measuring characteristics of proposed circuits, dependence of signal transmission time on bias voltage of proposed circuits changed between 0.87 ps and -0.21 ps in comparison with normal transmission lines. Circuit simulation results indicate that bias margin of a full adder, designed assuming the 2.5 kA/cm^2 Nb process, can be improved by 20% compared to a conventional design at a frequency of 20 GHz by employing our novel design method.
Keyword (in Japanese) (See Japanese page) 
(in English) Single flux quantum circuits / Josephson transmission line / Timing error / Full adder / / / /  
Reference Info. IEICE Tech. Rep., vol. 112, no. 138, SCE2012-10, pp. 7-11, July 2012.
Paper # SCE2012-10 
Date of Issue 2012-07-12 (SCE) 
ISSN Print edition: ISSN 0913-5685    Online edition: ISSN 2432-6380
Copyright
and
reproduction		 All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)
Download PDF SCE2012-10

Conference Information
Committee SCE  
Conference Date 2012-07-19 - 2012-07-19 
Place (in Japanese) (See Japanese page) 
Place (in English) Kikai-Shinko-Kaikan Bldg. 
Topics (in Japanese) (See Japanese page) 
Topics (in English) Signal processing technologies and their applications, etc. 
Paper Information
Registration To SCE 
Conference Code 2012-07-SCE 
Language Japanese 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) Design of Circuits Controlling Dependence of Signal Propagation Time on Bias Voltage for Expanding the Operating Margin of SFQ Circuits 
Sub Title (in English)  
Keyword(1) Single flux quantum circuits  
Keyword(2) Josephson transmission line  
Keyword(3) Timing error  
Keyword(4) Full adder  
Keyword(5)  
Keyword(6)  
Keyword(7)  
Keyword(8)  
1st Author's Name Mikio Otsubo  
1st Author's Affiliation Yokohama National University (YNU)
2nd Author's Name Yuki Yamanashi  
2nd Author's Affiliation Yokohama National University (YNU)
3rd Author's Name Nobuyuki Yoshikawa  
3rd Author's Affiliation Yokohama National University (YNU)
4th Author's Name  
4th Author's Affiliation ()
5th Author's Name  
5th Author's Affiliation ()
6th Author's Name  
6th Author's Affiliation ()
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
21st Author's Name  
21st Author's Affiliation ()
22nd Author's Name  
22nd Author's Affiliation ()
23rd Author's Name  
23rd Author's Affiliation ()
24th Author's Name  
24th Author's Affiliation ()
25th Author's Name  
25th Author's Affiliation ()
26th Author's Name / /
26th Author's Affiliation ()
()
27th Author's Name / /
27th Author's Affiliation ()
()
28th Author's Name / /
28th Author's Affiliation ()
()
29th Author's Name / /
29th Author's Affiliation ()
()
30th Author's Name / /
30th Author's Affiliation ()
()
31st Author's Name / /
31st Author's Affiliation ()
()
32nd Author's Name / /
32nd Author's Affiliation ()
()
33rd Author's Name / /
33rd Author's Affiliation ()
()
34th Author's Name / /
34th Author's Affiliation ()
()
35th Author's Name / /
35th Author's Affiliation ()
()
36th Author's Name / /
36th Author's Affiliation ()
()
Speaker Author-1 
Date Time 2012-07-19 10:45:00 
Presentation Time 25 minutes 
Registration for SCE 
Paper # SCE2012-10 
Volume (vol) vol.112 
Number (no) no.138 
Page pp.7-11 
#Pages 5 
Date of Issue 2012-07-12 (SCE) 

[Return to Top Page]

[Return to IEICE Web Page]
The Institute of Electronics, Information and Communication Engineers (IEICE), Japan