| Paper Abstract and Keywords |
| Presentation |
2013-04-12 13:30
[Invited Talk]
A Sense-Amplifier-Timing-Generating Circuit Utilizing a Statistical Method for Ultra Low Voltage SRAMs Atsushi Kawasumi, Yasuhisa Takeyama, Osamu Hirabayashi, Keiichi Kushida, Fumihiko Tachibana, Yusuke Niki, Sinichi Sasaki, Tomoaki Yabe (Toshiba) ICD2013-18 |
| Abstract |
(in Japanese) |
(See Japanese page) |
| (in English) |
A variation tolerant sense amplifier timing generator which utilizes a statistical method is proposed. The circuit monitors all the bitline delays and generates the worst timing from the delay distribution. The proposed timing generators have been implemented in 28nm and 40nm SRAMs. The 47% access time reduction has been confirmed in measured results. |
| Keyword |
(in Japanese) |
(See Japanese page) |
| (in English) |
SRAM / Sense Amplifier / Timing Generation / Random Variation / Statistic / / / |
| Reference Info. |
IEICE Tech. Rep., vol. 113, no. 1, ICD2013-18, pp. 91-96, April 2013. |
| Paper # |
ICD2013-18 |
| Date of Issue |
2013-04-04 (ICD) |
| ISSN |
Print edition: ISSN 0913-5685 Online edition: ISSN 2432-6380 |
Copyright and reproduction |
All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034) |
| Download PDF |
ICD2013-18 |