Information: Join today and make your research activities more affordable! Technical workshop participation fees and annual registration fees are available at member rates.
Notice: [Important] Announcement of Changes to Registration Fee Payment and Manuscript Upload Procedures for IEICE Technical Meetings
IEICE Technical Committee Submission System
Conference Paper's Information		 Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2013-07-11 12:45
Impedance Balance Control for Suppression of Substrate Noise Coupling in CMOS IC
Masaaki Maeda, Tohlu Matsushima, Takashi Hisakado, Osami Wada (Kyoto Univ) EMCJ2013-30
Abstract (in Japanese) (See Japanese page) 
(in English) Simultaneous switching current generated by operation of a CMOS circuit is injected into the CMOS substrate, and causes the substrate voltage bounce. The performance of the circuit degrades due to the voltage bounce.
In this report, we focus on the fact that parasitic couplings in the CMOS substrate and parasitic inductance in the power and ground connection form a bridge circuit, and we demonstrate that the voltage bounce can be suppressed by controlling variable resistances that are inserted between the substrate resistive coupling and the conductor line for the power supply. The effectiveness of this method is verified with a quad flat package (QFP) and we reduced
the voltage bounce about 40 dB.
Keyword (in Japanese) (See Japanese page) 
(in English) CMOS circuit / Substrate noise coupling / Impedance balance control / QFP / / / /  
Reference Info. IEICE Tech. Rep., vol. 113, no. 122, EMCJ2013-30, pp. 15-20, July 2013.
Paper # EMCJ2013-30 
Date of Issue 2013-07-04 (EMCJ) 
ISSN Print edition: ISSN 0913-5685    Online edition: ISSN 2432-6380
Copyright
and
reproduction		 All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)
Download PDF EMCJ2013-30

Conference Information
Committee EMCJ  
Conference Date 2013-07-11 - 2013-07-11 
Place (in Japanese) (See Japanese page) 
Place (in English) Kikai-Shinko-Kaikan Bldg. 
Topics (in Japanese) (See Japanese page) 
Topics (in English) Young Scientists meeting 
Paper Information
Registration To EMCJ 
Conference Code 2013-07-EMCJ 
Language Japanese 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) Impedance Balance Control for Suppression of Substrate Noise Coupling in CMOS IC 
Sub Title (in English)  
Keyword(1) CMOS circuit  
Keyword(2) Substrate noise coupling  
Keyword(3) Impedance balance control  
Keyword(4) QFP  
Keyword(5)  
Keyword(6)  
Keyword(7)  
Keyword(8)  
1st Author's Name Masaaki Maeda  
1st Author's Affiliation Kyoto University (Kyoto Univ)
2nd Author's Name Tohlu Matsushima  
2nd Author's Affiliation Kyoto University (Kyoto Univ)
3rd Author's Name Takashi Hisakado  
3rd Author's Affiliation Kyoto University (Kyoto Univ)
4th Author's Name Osami Wada  
4th Author's Affiliation Kyoto University (Kyoto Univ)
5th Author's Name  
5th Author's Affiliation ()
6th Author's Name  
6th Author's Affiliation ()
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
21st Author's Name  
21st Author's Affiliation ()
22nd Author's Name  
22nd Author's Affiliation ()
23rd Author's Name  
23rd Author's Affiliation ()
24th Author's Name  
24th Author's Affiliation ()
25th Author's Name  
25th Author's Affiliation ()
26th Author's Name / /
26th Author's Affiliation ()
()
27th Author's Name / /
27th Author's Affiliation ()
()
28th Author's Name / /
28th Author's Affiliation ()
()
29th Author's Name / /
29th Author's Affiliation ()
()
30th Author's Name / /
30th Author's Affiliation ()
()
31st Author's Name / /
31st Author's Affiliation ()
()
32nd Author's Name / /
32nd Author's Affiliation ()
()
33rd Author's Name / /
33rd Author's Affiliation ()
()
34th Author's Name / /
34th Author's Affiliation ()
()
35th Author's Name / /
35th Author's Affiliation ()
()
36th Author's Name / /
36th Author's Affiliation ()
()
Speaker Author-1 
Date Time 2013-07-11 12:45:00 
Presentation Time 25 minutes 
Registration for EMCJ 
Paper # EMCJ2013-30 
Volume (vol) vol.113 
Number (no) no.122 
Page pp.15-20 
#Pages 6 
Date of Issue 2013-07-04 (EMCJ) 

[Return to Top Page]

[Return to IEICE Web Page]
The Institute of Electronics, Information and Communication Engineers (IEICE), Japan