Information: Join today and make your research activities more affordable! Technical workshop participation fees and annual registration fees are available at member rates.
Notice: [Important] Announcement of Changes to Registration Fee Payment and Manuscript Upload Procedures for IEICE Technical Meetings
IEICE Technical Committee Submission System
Conference Paper's Information		 Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2014-04-25 15:15
A Hardware Cache Mechanism for Column-Oriented Databases
Akihiko Hamada, Hiroki Matsutani (Keio Univ.) CPSY2014-5 DC2014-5
Abstract (in Japanese) (See Japanese page) 
(in English) A column-oriented store is one of structured storages (NOSQLs), in
which a variable number of columns can be stored for each row.
As rows in a column-oriented store are sorted, a scan operation that
specifies the start and stop rows is available.
In this paper, we discuss ways to accelerate a column-oriented store
using an FPGA (Field-Programmable Gate Array).
More specifically, we focus on a hardware-based cache mechanism of a
column-oriented store (HBase Cache, HBC) implemented on an FPGA
platform that equips 10GbE network interfaces.
The FPGA board is mounted on a host computer via PCI Express.
HBC caches a certain number of latest successive rows in a main memory
of the host computer.
When HBC is hit, cached data retrieved from the host memory are
available without software-based database processing; thus the
column-oriented store can be accelerated.
We develop a simple performance model of HBC that takes into account
the cache hit or miss of a database scan request, and then we show
that a significant performance improvement can be achieved by the
proposed HBC.
Keyword (in Japanese) (See Japanese page) 
(in English) FPGA / Accelerator / Cache / Databases / Structured storages / NOSQL / /  
Reference Info. IEICE Tech. Rep., vol. 114, no. 21, CPSY2014-5, pp. 21-26, April 2014.
Paper # CPSY2014-5 
Date of Issue 2014-04-18 (CPSY, DC) 
ISSN Print edition: ISSN 0913-5685    Online edition: ISSN 2432-6380
Copyright
and
reproduction		 All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)
Download PDF CPSY2014-5 DC2014-5

Conference Information
Committee CPSY DC  
Conference Date 2014-04-25 - 2014-04-25 
Place (in Japanese) (See Japanese page) 
Place (in English)  
Topics (in Japanese) (See Japanese page) 
Topics (in English)  
Paper Information
Registration To CPSY 
Conference Code 2014-04-CPSY-DC 
Language Japanese 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) A Hardware Cache Mechanism for Column-Oriented Databases 
Sub Title (in English)  
Keyword(1) FPGA  
Keyword(2) Accelerator  
Keyword(3) Cache  
Keyword(4) Databases  
Keyword(5) Structured storages  
Keyword(6) NOSQL  
Keyword(7)  
Keyword(8)  
1st Author's Name Akihiko Hamada  
1st Author's Affiliation Keio University (Keio Univ.)
2nd Author's Name Hiroki Matsutani  
2nd Author's Affiliation Keio University (Keio Univ.)
3rd Author's Name  
3rd Author's Affiliation ()
4th Author's Name  
4th Author's Affiliation ()
5th Author's Name  
5th Author's Affiliation ()
6th Author's Name  
6th Author's Affiliation ()
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
21st Author's Name  
21st Author's Affiliation ()
22nd Author's Name  
22nd Author's Affiliation ()
23rd Author's Name  
23rd Author's Affiliation ()
24th Author's Name  
24th Author's Affiliation ()
25th Author's Name  
25th Author's Affiliation ()
26th Author's Name / /
26th Author's Affiliation ()
()
27th Author's Name / /
27th Author's Affiliation ()
()
28th Author's Name / /
28th Author's Affiliation ()
()
29th Author's Name / /
29th Author's Affiliation ()
()
30th Author's Name / /
30th Author's Affiliation ()
()
31st Author's Name / /
31st Author's Affiliation ()
()
32nd Author's Name / /
32nd Author's Affiliation ()
()
33rd Author's Name / /
33rd Author's Affiliation ()
()
34th Author's Name / /
34th Author's Affiliation ()
()
35th Author's Name / /
35th Author's Affiliation ()
()
36th Author's Name / /
36th Author's Affiliation ()
()
Speaker Author-1 
Date Time 2014-04-25 15:15:00 
Presentation Time 25 minutes 
Registration for CPSY 
Paper # CPSY2014-5, DC2014-5 
Volume (vol) vol.114 
Number (no) no.21(CPSY), no.22(DC) 
Page pp.21-26 
#Pages 6 
Date of Issue 2014-04-18 (CPSY, DC) 

[Return to Top Page]

[Return to IEICE Web Page]
The Institute of Electronics, Information and Communication Engineers (IEICE), Japan