Information: Join today and make your research activities more affordable! Technical workshop participation fees and annual registration fees are available at member rates.
Notice: [Important] Announcement of Changes to Registration Fee Payment and Manuscript Upload Procedures for IEICE Technical Meetings
IEICE Technical Committee Submission System
Conference Paper's Information		 Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2014-10-16 16:40
A Design of Circuit Switching Method for Reducing Congestion in the Tor Network
Kale Timothy Girry, Satoshi Ohzahata, Celimuge Wu, Toshihiko Kato (Univ. of Electro-Comm.) NS2014-119
Abstract (in Japanese) (See Japanese page) 
(in English) The Tor network is a distributed circuit-switching overlay network, and consists of voluntarily run onion routers around the world. Tor is vulnerable to network congestion and performance problems, due to circuit traffics with different rates are competing to transfer their data on a single TCP connection. A large fraction of available network capacity is consumed by the bulk users? traffic, resulting in increasing delays for the light interactive users. The unfair distribution of circuit traffic makes a bottleneck in Tor output buffer. We apply the circuit switching method and make the OR router to construct a multiple TCP connections to improve the traffic flow rate and reduce the congestion in the Tor network. This approach increase the OR capacity and fairly distributing the multiple traffics that are competing to send data. The proposed method was evaluated on our setup ORs that are online in the Tor network. The experimental results show that TCP socket buffers and Tor network capacity are utilized and circuit congestion is reduced.
Keyword (in Japanese) (See Japanese page) 
(in English) TCP Socket Buffers / Circuit Congestion / Onion Proxy (OP) / Onion Router (OR) / / / /  
Reference Info. IEICE Tech. Rep., vol. 114, no. 252, NS2014-119, pp. 87-92, Oct. 2014.
Paper # NS2014-119 
Date of Issue 2014-10-09 (NS) 
ISSN Print edition: ISSN 0913-5685    Online edition: ISSN 2432-6380
Copyright
and
reproduction		 All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)
Download PDF NS2014-119

Conference Information
Committee NS  
Conference Date 2014-10-16 - 2014-10-17 
Place (in Japanese) (See Japanese page) 
Place (in English) Matsue Terrsa 
Topics (in Japanese) (See Japanese page) 
Topics (in English) Network Architecture (Overlay, P2P, Ubiquitous Network, Active Network, NGN, New Generation Network), Grid 
Paper Information
Registration To NS 
Conference Code 2014-10-NS 
Language English 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) A Design of Circuit Switching Method for Reducing Congestion in the Tor Network 
Sub Title (in English)  
Keyword(1) TCP Socket Buffers  
Keyword(2) Circuit Congestion  
Keyword(3) Onion Proxy (OP)  
Keyword(4) Onion Router (OR)  
Keyword(5)  
Keyword(6)  
Keyword(7)  
Keyword(8)  
1st Author's Name Kale Timothy Girry  
1st Author's Affiliation University of Electro-Communications (Univ. of Electro-Comm.)
2nd Author's Name Satoshi Ohzahata  
2nd Author's Affiliation University of Electro-Communications (Univ. of Electro-Comm.)
3rd Author's Name Celimuge Wu  
3rd Author's Affiliation University of Electro-Communications (Univ. of Electro-Comm.)
4th Author's Name Toshihiko Kato  
4th Author's Affiliation University of Electro-Communications (Univ. of Electro-Comm.)
5th Author's Name  
5th Author's Affiliation ()
6th Author's Name  
6th Author's Affiliation ()
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
21st Author's Name  
21st Author's Affiliation ()
22nd Author's Name  
22nd Author's Affiliation ()
23rd Author's Name  
23rd Author's Affiliation ()
24th Author's Name  
24th Author's Affiliation ()
25th Author's Name  
25th Author's Affiliation ()
26th Author's Name / /
26th Author's Affiliation ()
()
27th Author's Name / /
27th Author's Affiliation ()
()
28th Author's Name / /
28th Author's Affiliation ()
()
29th Author's Name / /
29th Author's Affiliation ()
()
30th Author's Name / /
30th Author's Affiliation ()
()
31st Author's Name / /
31st Author's Affiliation ()
()
32nd Author's Name / /
32nd Author's Affiliation ()
()
33rd Author's Name / /
33rd Author's Affiliation ()
()
34th Author's Name / /
34th Author's Affiliation ()
()
35th Author's Name / /
35th Author's Affiliation ()
()
36th Author's Name / /
36th Author's Affiliation ()
()
Speaker Author-1 
Date Time 2014-10-16 16:40:00 
Presentation Time 25 minutes 
Registration for NS 
Paper # NS2014-119 
Volume (vol) vol.114 
Number (no) no.252 
Page pp.87-92 
#Pages 6 
Date of Issue 2014-10-09 (NS) 

[Return to Top Page]

[Return to IEICE Web Page]
The Institute of Electronics, Information and Communication Engineers (IEICE), Japan