IEICE Technical Committee Submission System
Conference Paper's Information
Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2014-11-26 11:35
Efficient FPGA resource allocation for HOG-based human detection
Masahito Oishi, Yuichiro Shibata, Kiyoshi Oguri (Nagasaki Univ.) RECONF2014-39
Abstract (in Japanese) (See Japanese page) 
(in English) In this paper, we discuss implementation for highly efficient and compact FPGA implementation of an image-based
real-time human detection system using HOG (Histograms of Oriented Gradients) features. Focusing on raising operation rates
of FPGA resources, we optimized the pipeline schedulings that arithmetic units are effectively shared. We saved the LUT utilization
according to the trends of modern FPGA devices which on-chip BRAM resource are relatively rapidly increasing
compared to logic resources, taking account of the balance of resource allocation. As a result of power analysis, our reduction
technique was shown that the power consumed by BRAM modules was slightly increased, but the total on-chip power was
decreased. Our total setup of a human detection system including a camera device consumed 3.82W, while the FPGA chip
itself consumed 746mW. The maximum image processing throughput was 112 frames per second (FPS).
Keyword (in Japanese) (See Japanese page) 
(in English) FPGA / HOG feature / human detection / AdaBoost / / / /  
Reference Info. IEICE Tech. Rep., vol. 114, no. 331, RECONF2014-39, pp. 31-36, Nov. 2014.
Paper # RECONF2014-39 
Date of Issue 2014-11-19 (RECONF) 
ISSN Print edition: ISSN 0913-5685    Online edition: ISSN 2432-6380
Copyright
and
reproduction
All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)
Download PDF RECONF2014-39

Conference Information
Committee VLD DC IPSJ-SLDM CPSY RECONF ICD CPM  
Conference Date 2014-11-26 - 2014-11-28 
Place (in Japanese) (See Japanese page) 
Place (in English) B-ConPlaza 
Topics (in Japanese) (See Japanese page) 
Topics (in English) Design Gaia 2014 -New Field of VLSI Design- 
Paper Information
Registration To RECONF 
Conference Code 2014-11-VLD-DC-SLDM-CPSY-RECONF-ICD-CPM 
Language Japanese 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) Efficient FPGA resource allocation for HOG-based human detection 
Sub Title (in English)  
Keyword(1) FPGA  
Keyword(2) HOG feature  
Keyword(3) human detection  
Keyword(4) AdaBoost  
Keyword(5)  
Keyword(6)  
Keyword(7)  
Keyword(8)  
1st Author's Name Masahito Oishi  
1st Author's Affiliation Nagasaki University (Nagasaki Univ.)
2nd Author's Name Yuichiro Shibata  
2nd Author's Affiliation Nagasaki University (Nagasaki Univ.)
3rd Author's Name Kiyoshi Oguri  
3rd Author's Affiliation Nagasaki University (Nagasaki Univ.)
4th Author's Name  
4th Author's Affiliation ()
5th Author's Name  
5th Author's Affiliation ()
6th Author's Name  
6th Author's Affiliation ()
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
Speaker Author-1 
Date Time 2014-11-26 11:35:00 
Presentation Time 25 minutes 
Registration for RECONF 
Paper # RECONF2014-39 
Volume (vol) vol.114 
Number (no) no.331 
Page pp.31-36 
#Pages
Date of Issue 2014-11-19 (RECONF) 


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan