Information: Join today and make your research activities more affordable! Technical workshop participation fees and annual registration fees are available at member rates.
Notice: [Important] Announcement of Changes to Registration Fee Payment and Manuscript Upload Procedures for IEICE Technical Meetings
IEICE Technical Committee Submission System
Conference Paper's Information		 Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2015-07-29 15:25
Single Channel Full Duplex Transceiver with Dual Stage Analog Cancellation of Self Interference
Shusuke Narieda (NIT, Akashi College) SR2015-18
Abstract (in Japanese) (See Japanese page) 
(in English) This paper presents a dual stage analog cancellation architecture of a linear self interference signal for single channel full duplex radio. The presented architecture has two cancelers which are placed at RF and baseband stage on analog domain whereas the cancelers are placed in analog RF and digital baseband, traditionally. The purpose of the presented architecture is to mitigate the effect of AGC and ADC on the receiver performance and cancel the self interference signal having a nonlinear component. Numerical examples are provided to validate the effectiveness of the presented technique. From these results, it can be seen that 1) the performance of the presented architecture can improve by increasing the bit resolution at DAC for the regenerating analog baseband replica signal, 2) the presented can allocate almost given length of bits at the ADC to a desired signal, under the nonlinear self interference condition.
Keyword (in Japanese) (See Japanese page) 
(in English) Single channel full duplex transceiver / self interference / analog self interference cancellation / / / / /  
Reference Info. IEICE Tech. Rep., vol. 115, no. 161, SR2015-18, pp. 13-18, July 2015.
Paper # SR2015-18 
Date of Issue 2015-07-22 (SR) 
ISSN Print edition: ISSN 0913-5685    Online edition: ISSN 2432-6380
Copyright
and
reproduction		 All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)
Download PDF SR2015-18

Conference Information
Committee RCC ASN RCS NS SR  
Conference Date 2015-07-29 - 2015-07-31 
Place (in Japanese) (See Japanese page) 
Place (in English) JA Naganoken Bldg. 
Topics (in Japanese) (See Japanese page) 
Topics (in English) Wireless Distributed Network, M2M: Machine-to-Machine, D2D (Device-to-Device)，etc. 
Paper Information
Registration To SR 
Conference Code 2015-07-RCC-ASN-RCS-NS-SR 
Language Japanese 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) Single Channel Full Duplex Transceiver with Dual Stage Analog Cancellation of Self Interference 
Sub Title (in English)  
Keyword(1) Single channel full duplex transceiver  
Keyword(2) self interference  
Keyword(3) analog self interference cancellation  
Keyword(4)  
Keyword(5)  
Keyword(6)  
Keyword(7)  
Keyword(8)  
1st Author's Name Shusuke Narieda  
1st Author's Affiliation National Institute of Technology, Akashi College (NIT, Akashi College)
2nd Author's Name  
2nd Author's Affiliation ()
3rd Author's Name  
3rd Author's Affiliation ()
4th Author's Name  
4th Author's Affiliation ()
5th Author's Name  
5th Author's Affiliation ()
6th Author's Name  
6th Author's Affiliation ()
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
21st Author's Name  
21st Author's Affiliation ()
22nd Author's Name  
22nd Author's Affiliation ()
23rd Author's Name  
23rd Author's Affiliation ()
24th Author's Name  
24th Author's Affiliation ()
25th Author's Name  
25th Author's Affiliation ()
26th Author's Name / /
26th Author's Affiliation ()
()
27th Author's Name / /
27th Author's Affiliation ()
()
28th Author's Name / /
28th Author's Affiliation ()
()
29th Author's Name / /
29th Author's Affiliation ()
()
30th Author's Name / /
30th Author's Affiliation ()
()
31st Author's Name / /
31st Author's Affiliation ()
()
32nd Author's Name / /
32nd Author's Affiliation ()
()
33rd Author's Name / /
33rd Author's Affiliation ()
()
34th Author's Name / /
34th Author's Affiliation ()
()
35th Author's Name / /
35th Author's Affiliation ()
()
36th Author's Name / /
36th Author's Affiliation ()
()
Speaker Author-1 
Date Time 2015-07-29 15:25:00 
Presentation Time 25 minutes 
Registration for SR 
Paper # SR2015-18 
Volume (vol) vol.115 
Number (no) no.161 
Page pp.13-18 
#Pages 6 
Date of Issue 2015-07-22 (SR) 

[Return to Top Page]

[Return to IEICE Web Page]
The Institute of Electronics, Information and Communication Engineers (IEICE), Japan