Information: Join today and make your research activities more affordable! Technical workshop participation fees and annual registration fees are available at member rates.
Notice: [Important] Announcement of Changes to Registration Fee Payment and Manuscript Upload Procedures for IEICE Technical Meetings
IEICE Technical Committee Submission System
Conference Paper's Information		 Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2015-09-04 09:50
Write-Once Memory Codes for the AMAC with Efficient Threshold Decoding
Erick Christian Garcia Alvarez, Ryota Sekiya, Brian Michael Kurkoski (JAIST) IT2015-36
Abstract (in Japanese) (See Japanese page) 
(in English) Write-once memories (WOM) codes applied to the discrete memoryless asymmetric multiple access channel (AMAC) provides complexity reduction at the decoder. Comparing with joint iterative decoding, the proposed method confers system benefits such as independent decoding for each user, avoiding increases in decoding latency, and benefits for systems that are computationally constrained. The research is divided in two main parts; I) The theoretical part: any achievable rate pair for a two-write WOM code is an achievable rate pair for the two-user AMAC channel. WOM codes can achieve the AMAC sum-rate capacity, at one specific rate pair, but are suboptimal in general. II) The finite-length part: we consider finite-length WOM codes in order to establish performance under a posteriori probability decoding.
Keyword (in Japanese) (See Japanese page) 
(in English) Asymmetric MAC / WOM code / achievable rate region / posteriori probability / / / /  
Reference Info. IEICE Tech. Rep., vol. 115, no. 214, IT2015-36, pp. 13-18, Sept. 2015.
Paper # IT2015-36 
Date of Issue 2015-08-28 (IT) 
ISSN Print edition: ISSN 0913-5685    Online edition: ISSN 2432-6380
Copyright
and
reproduction		 All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)
Download PDF IT2015-36

Conference Information
Committee IT  
Conference Date 2015-09-04 - 2015-09-04 
Place (in Japanese) (See Japanese page) 
Place (in English) Hakusan Shobutei 
Topics (in Japanese) (See Japanese page) 
Topics (in English) error correcting codes, general 
Paper Information
Registration To IT 
Conference Code 2015-09-IT 
Language English 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) Write-Once Memory Codes for the AMAC with Efficient Threshold Decoding 
Sub Title (in English)  
Keyword(1) Asymmetric MAC  
Keyword(2) WOM code  
Keyword(3) achievable rate region  
Keyword(4) posteriori probability  
Keyword(5)  
Keyword(6)  
Keyword(7)  
Keyword(8)  
1st Author's Name Erick Christian Garcia Alvarez  
1st Author's Affiliation Japan Advanced Institute of Science and Technology (JAIST)
2nd Author's Name Ryota Sekiya  
2nd Author's Affiliation Japan Advanced Institute of Science and Technology (JAIST)
3rd Author's Name Brian Michael Kurkoski  
3rd Author's Affiliation Japan Advanced Institute of Science and Technology (JAIST)
4th Author's Name  
4th Author's Affiliation ()
5th Author's Name  
5th Author's Affiliation ()
6th Author's Name  
6th Author's Affiliation ()
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
21st Author's Name  
21st Author's Affiliation ()
22nd Author's Name  
22nd Author's Affiliation ()
23rd Author's Name  
23rd Author's Affiliation ()
24th Author's Name  
24th Author's Affiliation ()
25th Author's Name  
25th Author's Affiliation ()
26th Author's Name / /
26th Author's Affiliation ()
()
27th Author's Name / /
27th Author's Affiliation ()
()
28th Author's Name / /
28th Author's Affiliation ()
()
29th Author's Name / /
29th Author's Affiliation ()
()
30th Author's Name / /
30th Author's Affiliation ()
()
31st Author's Name / /
31st Author's Affiliation ()
()
32nd Author's Name / /
32nd Author's Affiliation ()
()
33rd Author's Name / /
33rd Author's Affiliation ()
()
34th Author's Name / /
34th Author's Affiliation ()
()
35th Author's Name / /
35th Author's Affiliation ()
()
36th Author's Name / /
36th Author's Affiliation ()
()
Speaker Author-1 
Date Time 2015-09-04 09:50:00 
Presentation Time 25 minutes 
Registration for IT 
Paper # IT2015-36 
Volume (vol) vol.115 
Number (no) no.214 
Page pp.13-18 
#Pages 6 
Date of Issue 2015-08-28 (IT) 

[Return to Top Page]

[Return to IEICE Web Page]
The Institute of Electronics, Information and Communication Engineers (IEICE), Japan