Information: Join today and make your research activities more affordable! Technical workshop participation fees and annual registration fees are available at member rates.
Notice: [Important] Announcement of Changes to Registration Fee Payment and Manuscript Upload Procedures for IEICE Technical Meetings
IEICE Technical Committee Submission System
Conference Paper's Information
Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2016-01-25 15:45
On-the-fly Model Checker for a Petri Net Verification Tool(HiPS) by using Replacement LTL Formula to Event-Based Automaton
Yojiro Harie, Katsumi Wasaki (Shinshu Univ.) MSS2015-46 SS2015-55
Abstract (in Japanese) (See Japanese page) 
(in English) This paper proposes an On-the-fly Linear Temporal Logic (LTL) model checker using state space generation based on the Petri net models. The `HiPS' tool developed by our research group at Shinshu University, is a design and verification environment for Place-Transition net. This tool features the functions to generate the state space and process trace graph which has a root and the edges as the initial marking and the firing sequences of Petri net respectively. HiPS tool can perform the exhaustive model checking for the state space by combining with external tools. However, since the order at present to apply the model checking is required for generating all of the state space, there are difficult issues to apply the large model from the physical and time constraint. Simultaneously, there is the on-the-fly model checking technique as the efficiency to against for the state explosion problem. The on-the-fly method then performs to test the events in parallel with the state space construction. In this study, we propose the parallel execution by performing the inter-process communication using the state space generation process and IPC channels on HiPS tool. This implement realizes a high-efficiency on-the-fly verification that executes independently of the verification process and the state space generation process.
Keyword (in Japanese) (See Japanese page) 
(in English) Petri net / Model check / on-the-fly / Linear Temporal Logic / Event based checking / / /  
Reference Info. IEICE Tech. Rep., vol. 115, no. 419, MSS2015-46, pp. 63-68, Jan. 2016.
Paper # MSS2015-46 
Date of Issue 2016-01-18 (MSS, SS) 
ISSN Print edition: ISSN 0913-5685    Online edition: ISSN 2432-6380
Copyright
and
reproduction
All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)
Download PDF MSS2015-46 SS2015-55

Conference Information
Committee SS MSS  
Conference Date 2016-01-25 - 2016-01-26 
Place (in Japanese) (See Japanese page) 
Place (in English) Shiinoki-Geihin-Kan 
Topics (in Japanese) (See Japanese page) 
Topics (in English)  
Paper Information
Registration To MSS 
Conference Code 2016-01-SS-MSS 
Language Japanese 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) On-the-fly Model Checker for a Petri Net Verification Tool(HiPS) by using Replacement LTL Formula to Event-Based Automaton 
Sub Title (in English)  
Keyword(1) Petri net  
Keyword(2) Model check  
Keyword(3) on-the-fly  
Keyword(4) Linear Temporal Logic  
Keyword(5) Event based checking  
Keyword(6)  
Keyword(7)  
Keyword(8)  
1st Author's Name Yojiro Harie  
1st Author's Affiliation Shinshu University (Shinshu Univ.)
2nd Author's Name Katsumi Wasaki  
2nd Author's Affiliation Shinshu University (Shinshu Univ.)
3rd Author's Name  
3rd Author's Affiliation ()
4th Author's Name  
4th Author's Affiliation ()
5th Author's Name  
5th Author's Affiliation ()
6th Author's Name  
6th Author's Affiliation ()
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
21st Author's Name  
21st Author's Affiliation ()
22nd Author's Name  
22nd Author's Affiliation ()
23rd Author's Name  
23rd Author's Affiliation ()
24th Author's Name  
24th Author's Affiliation ()
25th Author's Name  
25th Author's Affiliation ()
26th Author's Name / /
26th Author's Affiliation ()
()
27th Author's Name / /
27th Author's Affiliation ()
()
28th Author's Name / /
28th Author's Affiliation ()
()
29th Author's Name / /
29th Author's Affiliation ()
()
30th Author's Name / /
30th Author's Affiliation ()
()
31st Author's Name / /
31st Author's Affiliation ()
()
32nd Author's Name / /
32nd Author's Affiliation ()
()
33rd Author's Name / /
33rd Author's Affiliation ()
()
34th Author's Name / /
34th Author's Affiliation ()
()
35th Author's Name / /
35th Author's Affiliation ()
()
36th Author's Name / /
36th Author's Affiliation ()
()
Speaker Author-1 
Date Time 2016-01-25 15:45:00 
Presentation Time 25 minutes 
Registration for MSS 
Paper # MSS2015-46, SS2015-55 
Volume (vol) vol.115 
Number (no) no.419(MSS), no.420(SS) 
Page pp.63-68 
#Pages
Date of Issue 2016-01-18 (MSS, SS) 


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan