Information: Join today and make your research activities more affordable! Technical workshop participation fees and annual registration fees are available at member rates.
Notice: [Important] Announcement of Changes to Registration Fee Payment and Manuscript Upload Procedures for IEICE Technical Meetings
IEICE Technical Committee Submission System
Conference Paper's Information		 Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2016-05-09 16:00
On Building High Performance Data Structures by Multiple Synchronization Techniques
Hikaru Nagai, Jun Miyazaki (Tokyo Tech) CPSY2016-5 DC2016-5
Abstract (in Japanese) (See Japanese page) 
(in English) This paper shows the relationships between the features of individual fundamental concurrent data structures with several synchronization techniques and those of composite structures by combining these fundamental ones.

Locking, non-blocking algorithms, and transactional memory are well-known as synchronization techniques for multithread programing. When implementing a shared data structure, one of these techniques needs to be properly selected based on its feature. However, it is not clear how composite concurrent data structures with multiple synchronization techniques affect the overall performance. In this
paper, we conducted a performance study, using the Least Recent Used algorithm which is composed by all possible combinations of singly
linked lists and hash tables, each of which is implemented by three
synchronization techniques, as a case study.
Keyword (in Japanese) (See Japanese page) 
(in English) Multithread Programing / Synchronization Techniques / Hardware Transactional Memory / Performance Evaluation / / / /  
Reference Info. IEICE Tech. Rep., vol. 116, no. 19, CPSY2016-5, pp. 27-32, May 2016.
Paper # CPSY2016-5 
Date of Issue 2016-05-02 (CPSY, DC) 
ISSN Print edition: ISSN 0913-5685    Online edition: ISSN 2432-6380
Copyright
and
reproduction		 All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)
Download PDF CPSY2016-5 DC2016-5

Conference Information
Committee CPSY DC IPSJ-ARC  
Conference Date 2016-05-09 - 2016-05-10 
Place (in Japanese) (See Japanese page) 
Place (in English) Unaduki Suginoi Hotel 
Topics (in Japanese) (See Japanese page) 
Topics (in English) Dependable Computing Systems, etc. (HotSPA: Hot SPring Annual meeting) 
Paper Information
Registration To CPSY 
Conference Code 2016-05-CPSY-DC-ARC 
Language Japanese 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) On Building High Performance Data Structures by Multiple Synchronization Techniques 
Sub Title (in English)  
Keyword(1) Multithread Programing  
Keyword(2) Synchronization Techniques  
Keyword(3) Hardware Transactional Memory  
Keyword(4) Performance Evaluation  
Keyword(5)  
Keyword(6)  
Keyword(7)  
Keyword(8)  
1st Author's Name Hikaru Nagai  
1st Author's Affiliation Tokyo Institute of Technology (Tokyo Tech)
2nd Author's Name Jun Miyazaki  
2nd Author's Affiliation Tokyo Institute of Technology (Tokyo Tech)
3rd Author's Name  
3rd Author's Affiliation ()
4th Author's Name  
4th Author's Affiliation ()
5th Author's Name  
5th Author's Affiliation ()
6th Author's Name  
6th Author's Affiliation ()
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
21st Author's Name  
21st Author's Affiliation ()
22nd Author's Name  
22nd Author's Affiliation ()
23rd Author's Name  
23rd Author's Affiliation ()
24th Author's Name  
24th Author's Affiliation ()
25th Author's Name  
25th Author's Affiliation ()
26th Author's Name / /
26th Author's Affiliation ()
()
27th Author's Name / /
27th Author's Affiliation ()
()
28th Author's Name / /
28th Author's Affiliation ()
()
29th Author's Name / /
29th Author's Affiliation ()
()
30th Author's Name / /
30th Author's Affiliation ()
()
31st Author's Name / /
31st Author's Affiliation ()
()
32nd Author's Name / /
32nd Author's Affiliation ()
()
33rd Author's Name / /
33rd Author's Affiliation ()
()
34th Author's Name / /
34th Author's Affiliation ()
()
35th Author's Name / /
35th Author's Affiliation ()
()
36th Author's Name / /
36th Author's Affiliation ()
()
Speaker Author-1 
Date Time 2016-05-09 16:00:00 
Presentation Time 30 minutes 
Registration for CPSY 
Paper # CPSY2016-5, DC2016-5 
Volume (vol) vol.116 
Number (no) no.19(CPSY), no.20(DC) 
Page pp.27-32 
#Pages 6 
Date of Issue 2016-05-02 (CPSY, DC) 

[Return to Top Page]

[Return to IEICE Web Page]
The Institute of Electronics, Information and Communication Engineers (IEICE), Japan