Information: Join today and make your research activities more affordable! Technical workshop participation fees and annual registration fees are available at member rates.
Notice: [Important] Announcement of Changes to Registration Fee Payment and Manuscript Upload Procedures for IEICE Technical Meetings
IEICE Technical Committee Submission System
Conference Paper's Information		 Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2016-09-02 10:00
On Error Correction Capability of Irregular LDPC Codes under the Bit-Flipping Decoding Algorithm
Hiroto Tamiya (Kobe Univ.), Masanori Hirotomo (Saga Univ.), Masakatu Morii (Kobe Univ.) IT2016-35
Abstract (in Japanese) (See Japanese page) 
(in English) The error-correction capability of LDPC codes for iterative decoding algorithms have been investigated. However, it is difficult to show the error-correction capability of LDPC codes for iterative decoding algorithms based on belief propagation theoretically. The error-correction capability of column-weight-three regular LDPC codes under the Gallager A algorithm, which is the iterative decoding algorithm over binary symmetric channel has been reported, because the performance of the iterative decoding algorithm is easily analyzed. On the other hand, since error floors occur easily on irregular LDPC codes, it is important to characterize the factor of the decoding failure and show error-correction capability. In this paper, we focus on the role of degree-two variable nodes and show the relation between the decoding failure and the structure of the Tanner graph of irregular LDPC codes under the Gallgaer A algorithm.
Keyword (in Japanese) (See Japanese page) 
(in English) LDPC codes / Gallager A algorithm / error-correction capability / 2-cycle / / / /  
Reference Info. IEICE Tech. Rep., vol. 116, no. 206, IT2016-35, pp. 7-12, Sept. 2016.
Paper # IT2016-35 
Date of Issue 2016-08-26 (IT) 
ISSN Print edition: ISSN 0913-5685    Online edition: ISSN 2432-6380
Copyright
and
reproduction		 All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)
Download PDF IT2016-35

Conference Information
Committee IT  
Conference Date 2016-09-02 - 2016-09-02 
Place (in Japanese) (See Japanese page) 
Place (in English) New Heartpia 
Topics (in Japanese) (See Japanese page) 
Topics (in English) error correcting codes, general 
Paper Information
Registration To IT 
Conference Code 2016-09-IT 
Language Japanese 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) On Error Correction Capability of Irregular LDPC Codes under the Bit-Flipping Decoding Algorithm 
Sub Title (in English)  
Keyword(1) LDPC codes  
Keyword(2) Gallager A algorithm  
Keyword(3) error-correction capability  
Keyword(4) 2-cycle  
Keyword(5)  
Keyword(6)  
Keyword(7)  
Keyword(8)  
1st Author's Name Hiroto Tamiya  
1st Author's Affiliation Kobe University (Kobe Univ.)
2nd Author's Name Masanori Hirotomo  
2nd Author's Affiliation Saga University (Saga Univ.)
3rd Author's Name Masakatu Morii  
3rd Author's Affiliation Kobe University (Kobe Univ.)
4th Author's Name  
4th Author's Affiliation ()
5th Author's Name  
5th Author's Affiliation ()
6th Author's Name  
6th Author's Affiliation ()
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
21st Author's Name  
21st Author's Affiliation ()
22nd Author's Name  
22nd Author's Affiliation ()
23rd Author's Name  
23rd Author's Affiliation ()
24th Author's Name  
24th Author's Affiliation ()
25th Author's Name  
25th Author's Affiliation ()
26th Author's Name / /
26th Author's Affiliation ()
()
27th Author's Name / /
27th Author's Affiliation ()
()
28th Author's Name / /
28th Author's Affiliation ()
()
29th Author's Name / /
29th Author's Affiliation ()
()
30th Author's Name / /
30th Author's Affiliation ()
()
31st Author's Name / /
31st Author's Affiliation ()
()
32nd Author's Name / /
32nd Author's Affiliation ()
()
33rd Author's Name / /
33rd Author's Affiliation ()
()
34th Author's Name / /
34th Author's Affiliation ()
()
35th Author's Name / /
35th Author's Affiliation ()
()
36th Author's Name / /
36th Author's Affiliation ()
()
Speaker Author-1 
Date Time 2016-09-02 10:00:00 
Presentation Time 25 minutes 
Registration for IT 
Paper # IT2016-35 
Volume (vol) vol.116 
Number (no) no.206 
Page pp.7-12 
#Pages 6 
Date of Issue 2016-08-26 (IT) 

[Return to Top Page]

[Return to IEICE Web Page]
The Institute of Electronics, Information and Communication Engineers (IEICE), Japan