Information: Join today and make your research activities more affordable! Technical workshop participation fees and annual registration fees are available at member rates.
Notice: [Important] Announcement of Changes to Registration Fee Payment and Manuscript Upload Procedures for IEICE Technical Meetings
IEICE Technical Committee Submission System
Conference Paper's Information		 Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2016-10-21 09:00
Attempt for Determining Cryptographic Circuit Blocks Leaking Side-Channel Information Based on Internal Current Source -- Examination with FPGA Implementation of AES Circuits --
Kengo Iokibe, Naoki Kawata, Yusuke Yano, Hiroto Kagotani, Yoshitaka Toyota (Okayama Univ.) EMCJ2016-74 MW2016-106 EST2016-70
Abstract (in Japanese) (See Japanese page) 
(in English) For efficient security enhancement of cryptographic ICs against side-channel attacks (SCAs), it is important to identify the circuit part that leaks information.
In this study, we observed variation in information leakage behavior of different FPGA implementations of cryptographic circuits.
The observation was based on EMC macro-model that could be useful in evaluating cryptographic circuits in terms of vulnerability to SCAs.
First, we implemented four advanced encryption standard (AES) circuits on the FPGA.
They were different in strength of SCA countermeasure.
Next, we measured impedance of power network of FPGA for the four implementations to identify the EMC macro-model.
The measured impedances were found that they had different resistances in the low frequency range.
Then we identified the equivalent current source of FPGA core circuit and finally analyzed the current source by the correlation power analysis (CPA) method, one of the most powerful analysis methods in SCAs.
We found that differences in strength of the SCA countermeasure were distinguishable in traces of correlation coefficients that were resultant of CPA.
This suggested that the EMC macro-model could be useful for SCA vulnerability evaluation of cryptographic circuits.
Keyword (in Japanese) (See Japanese page) 
(in English) EM information leakage / side-channel attack / EMC macro model / equivalent circuit / correlation power analysis / Advanced Encryption Standard / cryptograph /  
Reference Info. IEICE Tech. Rep., vol. 116, no. 253, EMCJ2016-74, pp. 79-84, Oct. 2016.
Paper # EMCJ2016-74 
Date of Issue 2016-10-13 (EMCJ, MW, EST) 
ISSN Print edition: ISSN 0913-5685    Online edition: ISSN 2432-6380
Copyright
and
reproduction		 All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)
Download PDF EMCJ2016-74 MW2016-106 EST2016-70

Conference Information
Committee EMCJ IEE-EMC MW EST  
Conference Date 2016-10-20 - 2016-10-21 
Place (in Japanese) (See Japanese page) 
Place (in English) Tohoku Univ. 
Topics (in Japanese) (See Japanese page) 
Topics (in English) Microwave, Electromagnetic simulation, EMC, etc. 
Paper Information
Registration To EMCJ 
Conference Code 2016-10-EMCJ-EMC-MW-EST 
Language Japanese 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) Attempt for Determining Cryptographic Circuit Blocks Leaking Side-Channel Information Based on Internal Current Source 
Sub Title (in English) Examination with FPGA Implementation of AES Circuits 
Keyword(1) EM information leakage  
Keyword(2) side-channel attack  
Keyword(3) EMC macro model  
Keyword(4) equivalent circuit  
Keyword(5) correlation power analysis  
Keyword(6) Advanced Encryption Standard  
Keyword(7) cryptograph  
Keyword(8)  
1st Author's Name Kengo Iokibe  
1st Author's Affiliation Okayama University (Okayama Univ.)
2nd Author's Name Naoki Kawata  
2nd Author's Affiliation Okayama University (Okayama Univ.)
3rd Author's Name Yusuke Yano  
3rd Author's Affiliation Okayama University (Okayama Univ.)
4th Author's Name Hiroto Kagotani  
4th Author's Affiliation Okayama University (Okayama Univ.)
5th Author's Name Yoshitaka Toyota  
5th Author's Affiliation Okayama University (Okayama Univ.)
6th Author's Name  
6th Author's Affiliation ()
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
21st Author's Name  
21st Author's Affiliation ()
22nd Author's Name  
22nd Author's Affiliation ()
23rd Author's Name  
23rd Author's Affiliation ()
24th Author's Name  
24th Author's Affiliation ()
25th Author's Name  
25th Author's Affiliation ()
26th Author's Name / /
26th Author's Affiliation ()
()
27th Author's Name / /
27th Author's Affiliation ()
()
28th Author's Name / /
28th Author's Affiliation ()
()
29th Author's Name / /
29th Author's Affiliation ()
()
30th Author's Name / /
30th Author's Affiliation ()
()
31st Author's Name / /
31st Author's Affiliation ()
()
32nd Author's Name / /
32nd Author's Affiliation ()
()
33rd Author's Name / /
33rd Author's Affiliation ()
()
34th Author's Name / /
34th Author's Affiliation ()
()
35th Author's Name / /
35th Author's Affiliation ()
()
36th Author's Name / /
36th Author's Affiliation ()
()
Speaker Author-1 
Date Time 2016-10-21 09:00:00 
Presentation Time 25 minutes 
Registration for EMCJ 
Paper # EMCJ2016-74, MW2016-106, EST2016-70 
Volume (vol) vol.116 
Number (no) no.253(EMCJ), no.254(MW), no.255(EST) 
Page pp.79-84 
#Pages 6 
Date of Issue 2016-10-13 (EMCJ, MW, EST) 

[Return to Top Page]

[Return to IEICE Web Page]
The Institute of Electronics, Information and Communication Engineers (IEICE), Japan