Information: Join today and make your research activities more affordable! Technical workshop participation fees and annual registration fees are available at member rates.
Notice: [Important] Announcement of Changes to Registration Fee Payment and Manuscript Upload Procedures for IEICE Technical Meetings
IEICE Technical Committee Submission System
Conference Paper's Information
Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2016-10-27 15:25
Self-Calibration and Trigger Circuit for 2-Step SAR TDC
Takashi Ida, Yuki Ozawa, Richen Jiang, Haruo Kobayashi (Gunma Univ.), Ryoji Shiota (socionext) CAS2016-48 NLP2016-74
Abstract (in Japanese) (See Japanese page) 
(in English) This paper presents a 2-step successive-approximation-register time-to-digital converter (SAR TDC) architecture with its linearity self-calibrations for absolute (average) delay array variations. It also employs a trigger circuit which enables to measure one-shot timing with the SAR ADC; If the trigger circuit is not used in front of our SAR TDC, it can only measure the repetitive clock timing but not the one-shot timing. Their configurations, principles and operations as well as some simulation results are described.
Keyword (in Japanese) (See Japanese page) 
(in English) Time-to-Digital Converter / Successive Approximation / Vernier Delay Line / Trigger Circuit / / / /  
Reference Info. IEICE Tech. Rep., vol. 116, no. 271, CAS2016-48, pp. 55-60, Oct. 2016.
Paper # CAS2016-48 
Date of Issue 2016-10-20 (CAS, NLP) 
ISSN Print edition: ISSN 0913-5685    Online edition: ISSN 2432-6380
Copyright
and
reproduction
All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)
Download PDF CAS2016-48 NLP2016-74

Conference Information
Committee CAS NLP  
Conference Date 2016-10-27 - 2016-10-28 
Place (in Japanese) (See Japanese page) 
Place (in English)  
Topics (in Japanese) (See Japanese page) 
Topics (in English)  
Paper Information
Registration To CAS 
Conference Code 2016-10-CAS-NLP 
Language Japanese 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) Self-Calibration and Trigger Circuit for 2-Step SAR TDC 
Sub Title (in English)  
Keyword(1) Time-to-Digital Converter  
Keyword(2) Successive Approximation  
Keyword(3) Vernier Delay Line  
Keyword(4) Trigger Circuit  
Keyword(5)  
Keyword(6)  
Keyword(7)  
Keyword(8)  
1st Author's Name Takashi Ida  
1st Author's Affiliation Gunma University (Gunma Univ.)
2nd Author's Name Yuki Ozawa  
2nd Author's Affiliation Gunma University (Gunma Univ.)
3rd Author's Name Richen Jiang  
3rd Author's Affiliation Gunma University (Gunma Univ.)
4th Author's Name Haruo Kobayashi  
4th Author's Affiliation Gunma University (Gunma Univ.)
5th Author's Name Ryoji Shiota  
5th Author's Affiliation socionext Inc. (socionext)
6th Author's Name  
6th Author's Affiliation ()
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
21st Author's Name  
21st Author's Affiliation ()
22nd Author's Name  
22nd Author's Affiliation ()
23rd Author's Name  
23rd Author's Affiliation ()
24th Author's Name  
24th Author's Affiliation ()
25th Author's Name  
25th Author's Affiliation ()
26th Author's Name / /
26th Author's Affiliation ()
()
27th Author's Name / /
27th Author's Affiliation ()
()
28th Author's Name / /
28th Author's Affiliation ()
()
29th Author's Name / /
29th Author's Affiliation ()
()
30th Author's Name / /
30th Author's Affiliation ()
()
31st Author's Name / /
31st Author's Affiliation ()
()
32nd Author's Name / /
32nd Author's Affiliation ()
()
33rd Author's Name / /
33rd Author's Affiliation ()
()
34th Author's Name / /
34th Author's Affiliation ()
()
35th Author's Name / /
35th Author's Affiliation ()
()
36th Author's Name / /
36th Author's Affiliation ()
()
Speaker Author-1 
Date Time 2016-10-27 15:25:00 
Presentation Time 25 minutes 
Registration for CAS 
Paper # CAS2016-48, NLP2016-74 
Volume (vol) vol.116 
Number (no) no.271(CAS), no.272(NLP) 
Page pp.55-60 
#Pages
Date of Issue 2016-10-20 (CAS, NLP) 


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan