IEICE Technical Committee Submission System
Conference Paper's Information
Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2017-02-24 12:15
Natural Computing Architecture with 2D Ising Spin Model for Optimization Problem
Masayuki Shiomura, Takanari Saito, Mitsuki Ito, Yusuke Kihara, Shotaro Sakai, Jun-ichi Shirakashi (Tokyo Univ. of Agr. & Tech.) ED2016-135 SDM2016-152 Link to ES Tech. Rep. Archives: ED2016-135 SDM2016-152
Abstract (in Japanese) (See Japanese page) 
(in English) Recently, the ability to analyze big data has been required for the optimization of social systems and the development of artificial intelligence. Consequently, solving “combinatorial optimization problem” becomes increasingly important. In general, combinatorial optimization requires finding the appropriate parameters out of a large number of possibilities. However, combinatorial optimization problems have properties that the number of candidate solutions increases explosively as the number of parameters increases. Therefore, combinatorial optimization problems are difficult to solve efficiently using conventional computing schemes. To resolve this, a new computing paradigm, which is called natural computing, is proposed. Natural computing takes advantage of the convergence property mapped on the problem to be solved. Particularly, Ising computing, which is an example of natural computing, has attracted much attention. CMOS implementation of this computing using majority voting for spin interaction has been reported. In this work, we newly proposed a simple logic operation circuit for spin interaction, which is called “prompt decision circuit”. A convergence operation of Ising computing is investigated using majority voting circuit or prompt decision circuit through solving a maximum-cut problem. The convergence operation was successfully observed in both methods for spin interaction. Therefore, it is suggested that Ising computing by prompt decision circuit could solve combinatorial optimization problems.
Keyword (in Japanese) (See Japanese page) 
(in English) Combinatorial Optimization Problem / Ising Spin Model / Logic Circuit / / / / /  
Reference Info. IEICE Tech. Rep., vol. 116, no. 471, ED2016-135, pp. 29-34, Feb. 2017.
Paper # ED2016-135 
Date of Issue 2017-02-17 (ED, SDM) 
ISSN Print edition: ISSN 0913-5685    Online edition: ISSN 2432-6380
Copyright
and
reproduction
All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)
Download PDF ED2016-135 SDM2016-152 Link to ES Tech. Rep. Archives: ED2016-135 SDM2016-152

Conference Information
Committee ED SDM  
Conference Date 2017-02-24 - 2017-02-24 
Place (in Japanese) (See Japanese page) 
Place (in English) Centennial Hall, Hokkaido Univ. 
Topics (in Japanese) (See Japanese page) 
Topics (in English) Functional nanodevices and related technologies 
Paper Information
Registration To ED 
Conference Code 2017-02-ED-SDM 
Language Japanese 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) Natural Computing Architecture with 2D Ising Spin Model for Optimization Problem 
Sub Title (in English)  
Keyword(1) Combinatorial Optimization Problem  
Keyword(2) Ising Spin Model  
Keyword(3) Logic Circuit  
Keyword(4)  
Keyword(5)  
Keyword(6)  
Keyword(7)  
Keyword(8)  
1st Author's Name Masayuki Shiomura  
1st Author's Affiliation Tokyo University of Agriculture and Technology (Tokyo Univ. of Agr. & Tech.)
2nd Author's Name Takanari Saito  
2nd Author's Affiliation Tokyo University of Agriculture and Technology (Tokyo Univ. of Agr. & Tech.)
3rd Author's Name Mitsuki Ito  
3rd Author's Affiliation Tokyo University of Agriculture and Technology (Tokyo Univ. of Agr. & Tech.)
4th Author's Name Yusuke Kihara  
4th Author's Affiliation Tokyo University of Agriculture and Technology (Tokyo Univ. of Agr. & Tech.)
5th Author's Name Shotaro Sakai  
5th Author's Affiliation Tokyo University of Agriculture and Technology (Tokyo Univ. of Agr. & Tech.)
6th Author's Name Jun-ichi Shirakashi  
6th Author's Affiliation Tokyo University of Agriculture and Technology (Tokyo Univ. of Agr. & Tech.)
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
Speaker Author-1 
Date Time 2017-02-24 12:15:00 
Presentation Time 25 minutes 
Registration for ED 
Paper # ED2016-135, SDM2016-152 
Volume (vol) vol.116 
Number (no) no.471(ED), no.472(SDM) 
Page pp.29-34 
#Pages
Date of Issue 2017-02-17 (ED, SDM) 


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan