IEICE Technical Committee Submission System
Conference Paper's Information
Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2017-11-07 10:55
A Study of Pipelined Hardware Design of Matrix Inversion for Signal Separation in MIMO-OFDM Wireless Communication
Takashi Imagawa (Ritsumeikan Univ.), Takahiro Ikeshita, Hiroshi Tsutsui, Yoshikazu Miyanaga (Hokkaido Univ.) VLD2017-45 DC2017-51
Abstract (in Japanese) (See Japanese page) 
(in English) With the increase in the number of MIMO streams and OFDM subcarriers for high-speed wireless communication, the amount of computation required for signal separation is rapidly increasing. In representative method of signal separation, such as MMSE, ZF and SIC, the implementation of matrix inversion has a great impact on processing time and bit error rate. This paper studies a pipelined hardware design of matrix inversion based on Strassen algorithm and floating-point number arithmetic. The results of logic synthesis and simulation show that the throughput can be improved efficiently against the increase of the circuit resources induced by pipelining.
Keyword (in Japanese) (See Japanese page) 
(in English) Strssen algorithm / MMSE / pipeline / floating point number operation / / / /  
Reference Info. IEICE Tech. Rep., vol. 117, no. 273, VLD2017-45, pp. 105-108, Nov. 2017.
Paper # VLD2017-45 
Date of Issue 2017-10-30 (VLD, DC) 
ISSN Print edition: ISSN 0913-5685    Online edition: ISSN 2432-6380
Copyright
and
reproduction
All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)
Download PDF VLD2017-45 DC2017-51

Conference Information
Committee VLD DC CPSY RECONF CPM ICD IE IPSJ-SLDM 
Conference Date 2017-11-06 - 2017-11-08 
Place (in Japanese) (See Japanese page) 
Place (in English) Kumamoto-Kenminkouryukan Parea 
Topics (in Japanese) (See Japanese page) 
Topics (in English) Design Gaia 2017 -New Field of VLSI Design- 
Paper Information
Registration To VLD 
Conference Code 2017-11-VLD-DC-CPSY-RECONF-CPM-ICD-IE-SLDM-EMB-ARC 
Language Japanese 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) A Study of Pipelined Hardware Design of Matrix Inversion for Signal Separation in MIMO-OFDM Wireless Communication 
Sub Title (in English)  
Keyword(1) Strssen algorithm  
Keyword(2) MMSE  
Keyword(3) pipeline  
Keyword(4) floating point number operation  
Keyword(5)  
Keyword(6)  
Keyword(7)  
Keyword(8)  
1st Author's Name Takashi Imagawa  
1st Author's Affiliation Ritsumeikan University (Ritsumeikan Univ.)
2nd Author's Name Takahiro Ikeshita  
2nd Author's Affiliation Hokkaido University (Hokkaido Univ.)
3rd Author's Name Hiroshi Tsutsui  
3rd Author's Affiliation Hokkaido University (Hokkaido Univ.)
4th Author's Name Yoshikazu Miyanaga  
4th Author's Affiliation Hokkaido University (Hokkaido Univ.)
5th Author's Name  
5th Author's Affiliation ()
6th Author's Name  
6th Author's Affiliation ()
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
Speaker Author-1 
Date Time 2017-11-07 10:55:00 
Presentation Time 25 minutes 
Registration for VLD 
Paper # VLD2017-45, DC2017-51 
Volume (vol) vol.117 
Number (no) no.273(VLD), no.274(DC) 
Page pp.105-108 
#Pages
Date of Issue 2017-10-30 (VLD, DC) 


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan