Information: Join today and make your research activities more affordable! Technical workshop participation fees and annual registration fees are available at member rates.
Notice: [Important] Announcement of Changes to Registration Fee Payment and Manuscript Upload Procedures for IEICE Technical Meetings
IEICE Technical Committee Submission System
Conference Paper's Information		 Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2018-01-27 11:45
Neural Pulse Coding using ReRAM-based Neuron Devices
Kazuki Nakada (Hiroshima City Univ.) NLP2017-98
Abstract (in Japanese) (See Japanese page) 
(in English) Researches on hardware implementation of neuromorphic systems and machine learning algorithms are steadily progressing. Recently, power saving and high-speed operation are increasingly demanded in applications in these fields, and next generation devices that can achieve such demands are highly expected. Since ReRAM (Resistive Random Access Memory), one of the most promising nonvolatile memories, can applied as synaptic devices, it has attracted much attention in the field of neuromorphic engineering. In this study, we propose ReRAM neuron devices and their possible application. First, we show the fundamental operations of typical ReRAMs and device modeling for the ReRAMs. Next, we explain two neuron models for our neuron devices, the Carrillo-Hoppensteadt model and the Reaction-Diffusion cell model. Next, based on such models, we propose device configurations exploiting unipolar characteristics of ReRAMs effectively by focusing on the nonlinear voltage--current characteristics of the ReRAMs. Furthermore, we demonstrate the fundamental operations of the proposed devices through SPICE simulations using the behavior model of ReRAM. Based on the results, we will discuss the prospect of neural pulse coding exploiting ReRAM neurons and ReRAM synapses.
Keyword (in Japanese) (See Japanese page) 
(in English) Resistive Random Access Memory (ReRAM) / Neuron Devices / Neural Pulse Coding / / / / /  
Reference Info. IEICE Tech. Rep., vol. 117, no. 415, NLP2017-98, pp. 63-68, Jan. 2018.
Paper # NLP2017-98 
Date of Issue 2018-01-19 (NLP) 
ISSN Print edition: ISSN 0913-5685    Online edition: ISSN 2432-6380
Copyright
and
reproduction		 All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)
Download PDF NLP2017-98

Conference Information
Committee MBE NC NLP  
Conference Date 2018-01-26 - 2018-01-27 
Place (in Japanese) (See Japanese page) 
Place (in English) Kyushu Institute of Technology 
Topics (in Japanese) (See Japanese page) 
Topics (in English) ME, generalImplementation of Neuro Computing,Analysis and Modeling of Human Science, 
Paper Information
Registration To NLP 
Conference Code 2018-01-MBE-NC-NLP 
Language Japanese 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) Neural Pulse Coding using ReRAM-based Neuron Devices 
Sub Title (in English)  
Keyword(1) Resistive Random Access Memory (ReRAM)  
Keyword(2) Neuron Devices  
Keyword(3) Neural Pulse Coding  
Keyword(4)  
Keyword(5)  
Keyword(6)  
Keyword(7)  
Keyword(8)  
1st Author's Name Kazuki Nakada  
1st Author's Affiliation Hiroshima City University (Hiroshima City Univ.)
2nd Author's Name  
2nd Author's Affiliation ()
3rd Author's Name  
3rd Author's Affiliation ()
4th Author's Name  
4th Author's Affiliation ()
5th Author's Name  
5th Author's Affiliation ()
6th Author's Name  
6th Author's Affiliation ()
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
21st Author's Name  
21st Author's Affiliation ()
22nd Author's Name  
22nd Author's Affiliation ()
23rd Author's Name  
23rd Author's Affiliation ()
24th Author's Name  
24th Author's Affiliation ()
25th Author's Name  
25th Author's Affiliation ()
26th Author's Name / /
26th Author's Affiliation ()
()
27th Author's Name / /
27th Author's Affiliation ()
()
28th Author's Name / /
28th Author's Affiliation ()
()
29th Author's Name / /
29th Author's Affiliation ()
()
30th Author's Name / /
30th Author's Affiliation ()
()
31st Author's Name / /
31st Author's Affiliation ()
()
32nd Author's Name / /
32nd Author's Affiliation ()
()
33rd Author's Name / /
33rd Author's Affiliation ()
()
34th Author's Name / /
34th Author's Affiliation ()
()
35th Author's Name / /
35th Author's Affiliation ()
()
36th Author's Name / /
36th Author's Affiliation ()
()
Speaker Author-1 
Date Time 2018-01-27 11:45:00 
Presentation Time 25 minutes 
Registration for NLP 
Paper # NLP2017-98 
Volume (vol) vol.117 
Number (no) no.415 
Page pp.63-68 
#Pages 6 
Date of Issue 2018-01-19 (NLP) 

[Return to Top Page]

[Return to IEICE Web Page]
The Institute of Electronics, Information and Communication Engineers (IEICE), Japan