IEICE Technical Committee Submission System
Conference Paper's Information
Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2018-01-29 13:15
[Poster Presentation] Design And Control of Phase-Controlled Class-D ZVS Inverter With The Voltage Clamp Function
Yusuke Ishihara, Hiroo Sekiya (Chiba Univ.) EE2017-49
Abstract (in Japanese) (See Japanese page) 
(in English) This paper proposes the phase-controlled class-D inverter with the voltage clamp diodes. By adding voltage clamp
diodes which divide the one resonant inductor into two parts, it is possible to protect the inverter from the inrush and over currents
automatically. By regenerating the clamped current to the input voltage source, high power-conversion efficiency can be achieved.
Additionally, the design procedure with ensuring the ZVS operation in the entire control range is shown.
It is shown from the experimental results that the proposed inverter was suppressed the over
current effectively and the ZVS could be achieved at any control situations. The experimental results agreed with numerical
predictions quantitatively, which denoted the validity and credibility of the design procedure.
Keyword (in Japanese) (See Japanese page) 
(in English) / / / / / / /  
Reference Info. IEICE Tech. Rep., vol. 117, no. 424, EE2017-49, pp. 41-46, Jan. 2018.
Paper # EE2017-49 
Date of Issue 2018-01-22 (EE) 
ISSN Print edition: ISSN 0913-5685    Online edition: ISSN 2432-6380
Copyright
and
reproduction
All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)
Download PDF EE2017-49

Conference Information
Committee EE  
Conference Date 2018-01-29 - 2018-01-30 
Place (in Japanese) (See Japanese page) 
Place (in English) Satellite Campus Oita 
Topics (in Japanese) (See Japanese page) 
Topics (in English)  
Paper Information
Registration To EE 
Conference Code 2018-01-EE 
Language Japanese 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) Design And Control of Phase-Controlled Class-D ZVS Inverter With The Voltage Clamp Function 
Sub Title (in English)  
Keyword(1)  
Keyword(2)  
Keyword(3)  
Keyword(4)  
Keyword(5)  
Keyword(6)  
Keyword(7)  
Keyword(8)  
1st Author's Name Yusuke Ishihara  
1st Author's Affiliation Chiba Univeraity (Chiba Univ.)
2nd Author's Name Hiroo Sekiya  
2nd Author's Affiliation Chiba Univeraity (Chiba Univ.)
3rd Author's Name  
3rd Author's Affiliation ()
4th Author's Name  
4th Author's Affiliation ()
5th Author's Name  
5th Author's Affiliation ()
6th Author's Name  
6th Author's Affiliation ()
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
Speaker Author-1 
Date Time 2018-01-29 13:15:00 
Presentation Time 80 minutes 
Registration for EE 
Paper # EE2017-49 
Volume (vol) vol.117 
Number (no) no.424 
Page pp.41-46 
#Pages
Date of Issue 2018-01-22 (EE) 


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan