IEICE Technical Committee Submission System
Conference Paper's Information
Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2018-02-28 14:20
Development of Loop Flattening Tool that Reduces Cycle Overhead in Loop Pipelining of Nested Loops in High Level Synthesis
Daisuke Ishikawa, Kenshu Seto (TCU) VLD2017-97
Abstract (in Japanese) (See Japanese page) 
(in English) We develop a loop flattening tool for designing hardware with high level synthesis. When loop pipelining is applied to nested for-loops, the overhead in the number of execution cycles occurs. Loop flattening is one of the ways to reduce this overhead. At least three loop flattening method exists, so it is necessary to manually select the optimal one for a given nested loop. In order to facilitate this selection, we propose an automatic flow of loop flattening. In this paper, we experimentally evaluate the three loop flattening method and derive the criteria to select the best loop flattening method from the three for a given loop nest.
Keyword (in Japanese) (See Japanese page) 
(in English) High-Level Synthesis / Loop Flattening / LLVM / / / / /  
Reference Info. IEICE Tech. Rep., vol. 117, no. 455, VLD2017-97, pp. 49-54, Feb. 2018.
Paper # VLD2017-97 
Date of Issue 2018-02-21 (VLD) 
ISSN Print edition: ISSN 0913-5685    Online edition: ISSN 2432-6380
Copyright
and
reproduction
All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)
Download PDF VLD2017-97

Conference Information
Committee VLD HWS  
Conference Date 2018-02-28 - 2018-03-02 
Place (in Japanese) (See Japanese page) 
Place (in English) Okinawa Seinen Kaikan 
Topics (in Japanese) (See Japanese page) 
Topics (in English)  
Paper Information
Registration To VLD 
Conference Code 2018-02-VLD 
Language Japanese 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) Development of Loop Flattening Tool that Reduces Cycle Overhead in Loop Pipelining of Nested Loops in High Level Synthesis 
Sub Title (in English)  
Keyword(1) High-Level Synthesis  
Keyword(2) Loop Flattening  
Keyword(3) LLVM  
Keyword(4)  
Keyword(5)  
Keyword(6)  
Keyword(7)  
Keyword(8)  
1st Author's Name Daisuke Ishikawa  
1st Author's Affiliation Tokyo City University (TCU)
2nd Author's Name Kenshu Seto  
2nd Author's Affiliation Tokyo City University (TCU)
3rd Author's Name  
3rd Author's Affiliation ()
4th Author's Name  
4th Author's Affiliation ()
5th Author's Name  
5th Author's Affiliation ()
6th Author's Name  
6th Author's Affiliation ()
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
Speaker Author-1 
Date Time 2018-02-28 14:20:00 
Presentation Time 25 minutes 
Registration for VLD 
Paper # VLD2017-97 
Volume (vol) vol.117 
Number (no) no.455 
Page pp.49-54 
#Pages
Date of Issue 2018-02-21 (VLD) 


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan