Information: Join today and make your research activities more affordable! Technical workshop participation fees and annual registration fees are available at member rates.
Notice: [Important] Announcement of Changes to Registration Fee Payment and Manuscript Upload Procedures for IEICE Technical Meetings
IEICE Technical Committee Submission System
Conference Paper's Information		 Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2018-06-15 13:10
Implementation of Code Generation for Parallel Processing Based on Parallelization Directives in LLVM IR Code
Kengo Jingu, Kanemitsu Ootsu, Takeshi Ohkawa, Takashi Yokota (Utsunomiya Univ.) CPSY2018-6 DC2018-6
Abstract (in Japanese) (See Japanese page) 
(in English) Nowadays, multi-core processors are widely used, and the speedup can be accomplished by thread-level parallel processing.
But there are still many sequential machine language programs, and speeding up these on a multi-core processor requires additional cost of source code parallelization and recompilation.
To solve this problem, directly parallelize machine language programs by binary conversion is effective.
Against this background, we have proposed an automatic parallel processing system that converts sequential machine language program to optimized parallel code.
In this paper, we realize a parallelization directive and a parallel code generatior based on it.
Keyword (in Japanese) (See Japanese page) 
(in English) LLVM / parallelization / compiler / directives / / / /  
Reference Info. IEICE Tech. Rep., vol. 118, no. 92, CPSY2018-6, pp. 107-112, June 2018.
Paper # CPSY2018-6 
Date of Issue 2018-06-07 (CPSY, DC) 
ISSN Online edition: ISSN 2432-6380
Copyright
and
reproduction		 All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)
Download PDF CPSY2018-6 DC2018-6

Conference Information
Committee CPSY DC IPSJ-ARC  
Conference Date 2018-06-14 - 2018-06-15 
Place (in Japanese) (See Japanese page) 
Place (in English) Takamiya Rurikura Resort 
Topics (in Japanese) (See Japanese page) 
Topics (in English) Dependable Computing Systems, etc. (HotSPA2018) 
Paper Information
Registration To CPSY 
Conference Code 2018-06-CPSY-DC-ARC 
Language Japanese 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) Implementation of Code Generation for Parallel Processing Based on Parallelization Directives in LLVM IR Code 
Sub Title (in English)  
Keyword(1) LLVM  
Keyword(2) parallelization  
Keyword(3) compiler  
Keyword(4) directives  
Keyword(5)  
Keyword(6)  
Keyword(7)  
Keyword(8)  
1st Author's Name Kengo Jingu  
1st Author's Affiliation Utsunomiya University (Utsunomiya Univ.)
2nd Author's Name Kanemitsu Ootsu  
2nd Author's Affiliation Utsunomiya University (Utsunomiya Univ.)
3rd Author's Name Takeshi Ohkawa  
3rd Author's Affiliation Utsunomiya University (Utsunomiya Univ.)
4th Author's Name Takashi Yokota  
4th Author's Affiliation Utsunomiya University (Utsunomiya Univ.)
5th Author's Name  
5th Author's Affiliation ()
6th Author's Name  
6th Author's Affiliation ()
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
21st Author's Name  
21st Author's Affiliation ()
22nd Author's Name  
22nd Author's Affiliation ()
23rd Author's Name  
23rd Author's Affiliation ()
24th Author's Name  
24th Author's Affiliation ()
25th Author's Name  
25th Author's Affiliation ()
26th Author's Name / /
26th Author's Affiliation ()
()
27th Author's Name / /
27th Author's Affiliation ()
()
28th Author's Name / /
28th Author's Affiliation ()
()
29th Author's Name / /
29th Author's Affiliation ()
()
30th Author's Name / /
30th Author's Affiliation ()
()
31st Author's Name / /
31st Author's Affiliation ()
()
32nd Author's Name / /
32nd Author's Affiliation ()
()
33rd Author's Name / /
33rd Author's Affiliation ()
()
34th Author's Name / /
34th Author's Affiliation ()
()
35th Author's Name / /
35th Author's Affiliation ()
()
36th Author's Name / /
36th Author's Affiliation ()
()
Speaker Author-1 
Date Time 2018-06-15 13:10:00 
Presentation Time 20 minutes 
Registration for CPSY 
Paper # CPSY2018-6, DC2018-6 
Volume (vol) vol.118 
Number (no) no.92(CPSY), no.93(DC) 
Page pp.107-112 
#Pages 6 
Date of Issue 2018-06-07 (CPSY, DC) 

[Return to Top Page]

[Return to IEICE Web Page]
The Institute of Electronics, Information and Communication Engineers (IEICE), Japan